All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <512B435C.20803@ti.com>

diff --git a/a/1.txt b/N1/1.txt
index 843a399..8500c1f 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -25,7 +25,7 @@ You'd better use the status=disabled flag for that.
 >  			hw-caps-temp-alert;
 >  		};
 > +
-> +		l4_emif_ocp_fw: l4_emif_ocp_fw@4a20c000 {
+> +		l4_emif_ocp_fw: l4_emif_ocp_fw at 4a20c000 {
 > +			reg = <0x4a20c000 0x100>;
 > +			ti,hwmods = "emif_ocp_fw";
 > +		};
@@ -34,17 +34,17 @@ Are we doing anything useful with this entry, and potentially all the
 other non-regular entries like that.
 
 > +
-> +		mpu_l3_main_1: mpu_l3_main_1@44000000 {
+> +		mpu_l3_main_1: mpu_l3_main_1 at 44000000 {
 > +			reg = <0x44000000 0x2000>;
 > +			ti,hwmods = "l3_main_1";
 > +		};
 > +
-> +		mpu_l3_main_2: mpu_l3_main_2@44800000 {
+> +		mpu_l3_main_2: mpu_l3_main_2 at 44800000 {
 > +			reg = <0x44800000 0x3000>;
 > +			ti,hwmods = "l3_main_2";
 > +		};
 > +
-> +		mpu_l3_main_3: mpu_l3_main_3@45000000 {
+> +		mpu_l3_main_3: mpu_l3_main_3 at 45000000 {
 > +			reg = <0x44800000 0x4000>;
 > +			ti,hwmods = "l3_main_3";
 > +		};
@@ -53,28 +53,28 @@ The slit is due to PM partitioning, but that should be represented as an
 unique device.
 
 > +
-> +		l4_ocp_wp_noc: l4_ocp_wp_noc@4a102000 {
+> +		l4_ocp_wp_noc: l4_ocp_wp_noc at 4a102000 {
 > +			reg = <0x44800000 0x80>;
 > +			ti,hwmods = "ocp_wp_noc";
 > +		};
 > +
-> +		abe_aess: abe_aess@401f1000 {
+> +		abe_aess: abe_aess at 401f1000 {
 > +			reg = <0x44800000 0x400>;
 > +			ti,hwmods = "aess";
 > +		};
 > +
-> +		c2c: c2c@5c000000 {
+> +		c2c: c2c at 5c000000 {
 > +			reg = <0x5c000000 0x100>;
 > +			ti,hwmods = "c2c";
 > +		};
 > +
-> +		ctrl_module_core: ctrl_module_core@4a002000 {
+> +		ctrl_module_core: ctrl_module_core at 4a002000 {
 > +			reg = <0x4a002000 0x800>,
 > +			      <0x4a002800 0x1000>;
 > +			ti,hwmods = "ctrl_module_core";
 > +		};
 > +
-> +		ctrl_module_wkup: ctrl_module_wkup@4a002000 {
+> +		ctrl_module_wkup: ctrl_module_wkup at 4a002000 {
 > +			reg = <0x4ae0c000 0x800>,
 > +			      <0x4ae0c800 0x800>;
 > +			ti,hwmods = "ctrl_module_wkup";
@@ -83,37 +83,37 @@ unique device.
 Should probably be one device as well.
 
 > +
-> +		dss: dss@58000000 {
+> +		dss: dss at 58000000 {
 > +			reg = <0x58000000 0x80>;
 > +			ti,hwmods = "dss_core";
 > +		};
 > +
-> +		dss_dispc: dss_dispc@58001000 {
+> +		dss_dispc: dss_dispc at 58001000 {
 > +			reg = <0x58001000 0x1000>;
 > +			ti,hwmods = "dss_dispc";
 > +		};
 > +
-> +		dss_dsi1_a: dss_dsi1_a@58004000 {
+> +		dss_dsi1_a: dss_dsi1_a at 58004000 {
 > +			reg = <0x58004000 0x200>;
 > +			ti,hwmods = "dss_dsi1_a";
 > +		};
 > +
-> +		dss_dsi1_b: dss_dsi1_b@58005000 {
+> +		dss_dsi1_b: dss_dsi1_b at 58005000 {
 > +			reg = <0x58005000 0x200>;
 > +			ti,hwmods = "dss_dsi1_b";
 > +		};
 > +
-> +		dss_dsi1_c: dss_dsi1_c@58009000 {
+> +		dss_dsi1_c: dss_dsi1_c at 58009000 {
 > +			reg = <0x58009000 0x200>;
 > +			ti,hwmods = "dss_dsi1_c";
 > +		};
 > +
-> +		dss_hdmi: dss_hdmi@58060000 {
+> +		dss_hdmi: dss_hdmi at 58060000 {
 > +			reg = <0x58060000 0x19000>;
 > +			ti,hwmods = "dss_hdmi";
 > +		};
 > +
-> +		dss_rfbi: dss_rfbi@580020000 {
+> +		dss_rfbi: dss_rfbi at 580020000 {
 > +			reg = <0x58002000 0x100>;
 > +			ti,hwmods = "dss_rfbi";
 > +		};
@@ -122,12 +122,12 @@ For the DSS, you do have to respect the HW hierarchy. hwmod was flat,
 and it was the source of a lot of PM dependency issue.
 
 > +
-> +		elm: elm@48078000 {
+> +		elm: elm at 48078000 {
 > +			reg = <0x48078000 0x1000>;
 > +			ti,hwmods = "elm";
 > +		};
 > +
-> +		fdif: elm@4a10a000 {
+> +		fdif: elm at 4a10a000 {
 > +			reg = <0x4a10a000 0x200>;
 > +			ti,hwmods = "fdif";
 > +		};
@@ -135,38 +135,38 @@ and it was the source of a lot of PM dependency issue.
 Same issue than DSS. FDIF, ISS are somehow related.
 
 > +
-> +		gpmc: gpmc@50000000 {
+> +		gpmc: gpmc at 50000000 {
 > +			reg = <0x50000000 0x400>;
 > +			ti,hwmods = "gpmc";
 > +		};
 > +
-> +		gpu: gpu@5600fe00 {
+> +		gpu: gpu at 5600fe00 {
 > +			reg = <0x5600fe00 0x2000>;
 > +			ti,hwmods = "gpu";
 > +		};
 > +
 > +
-> +		hdq1w: hdq1w@480b2000 {
+> +		hdq1w: hdq1w at 480b2000 {
 > +			reg = <0x480b2000 0x20>;
 > +			ti,hwmods = "hdq1w";
 > +		};
 > +
-> +		hsi: hsi@4a05a000 {
+> +		hsi: hsi at 4a05a000 {
 > +			reg = <0x4a05a000 0x2000>;
 > +			ti,hwmods = "hsi";
 > +		};
 > +
-> +		ipu: ipu@55082000 {
+> +		ipu: ipu at 55082000 {
 > +			reg = <0x55082000 0x100>;
 > +			ti,hwmods = "ipu";
 > +		};
 > +
-> +		intc_ipu_c0: intc_ipu_c0@48211000 {
+> +		intc_ipu_c0: intc_ipu_c0 at 48211000 {
 > +			reg = <0x48211000 0x2000>;
 > +			ti,hwmods = "intc_ipu_c0";
 > +		};
 > +
-> +		intc_ipu_c1: intc_ipu_c1@48211000 {
+> +		intc_ipu_c1: intc_ipu_c1 at 48211000 {
 > +			reg = <0x48211000 0x2000>;
 > +			ti,hwmods = "intc_ipu_c1";
 > +		};
@@ -174,112 +174,112 @@ Same issue than DSS. FDIF, ISS are somehow related.
 Do we need such entries?
 
 > +
-> +		mmu_ipu: mmu_ipu@55080800 {
+> +		mmu_ipu: mmu_ipu at 55080800 {
 > +			reg = <0x55080800 0x1000>;
 > +			ti,hwmods = "mmu_ipu";
 > +		};
 > +
-> +		iss: iss@52000000 {
+> +		iss: iss at 52000000 {
 > +			reg = <0x52000000 0x20>;
 > +			ti,hwmods = "iss";
 > +		};
 > +
-> +		iva: iva@5a05a400 {
+> +		iva: iva at 5a05a400 {
 > +			reg = <0x5a05a400 0x80>;
 > +			ti,hwmods = "iva";
 > +		};
 > +
-> +		mailbox: mailbox@4a0f4000 {
+> +		mailbox: mailbox at 4a0f4000 {
 > +			reg = <0x4a0f4000 0x200>;
 > +			ti,hwmods = "mailbox";
 > +		};
 > +
-> +		mcasp: mcasp@40128000 {
+> +		mcasp: mcasp at 40128000 {
 > +			reg = <0x40128000 0x400>;
 > +			ti,hwmods = "mcasp";
 > +		};
 > +
-> +		mcspi1: mcspi1@48098000 {
+> +		mcspi1: mcspi1 at 48098000 {
 > +			reg = <0x48098000 0x200>;
 > +			ti,hwmods = "mcspi1";
 > +		};
 > +
-> +		mcspi2: mcspi2@4809a000 {
+> +		mcspi2: mcspi2 at 4809a000 {
 > +			reg = <0x4809a000 0x200>;
 > +			ti,hwmods = "mcspi2";
 > +		};
 > +
-> +		mcspi3: mcspi3@480b8000 {
+> +		mcspi3: mcspi3 at 480b8000 {
 > +			reg = <0x480b8000 0x200>;
 > +			ti,hwmods = "mcspi3";
 > +		};
 > +
-> +		mcspi4: mcspi4@480ba000 {
+> +		mcspi4: mcspi4 at 480ba000 {
 > +			reg = <0x480ba000 0x200>;
 > +			ti,hwmods = "mcspi4";
 > +		};
 > +
-> +		ocp2scp1: ocp2scp1@4a080000 {
+> +		ocp2scp1: ocp2scp1 at 4a080000 {
 > +			reg = <0x4a080000 0x20>;
 > +			ti,hwmods = "ocp2scp1";
 > +		};
 > +
-> +		sata: sata@4a141100 {
+> +		sata: sata at 4a141100 {
 > +			reg = <0x4a141100 0x08>;
 > +			ti,hwmods = "sata";
 > +		};
 > +
-> +		scrm: scrm@4ae0a000 {
+> +		scrm: scrm at 4ae0a000 {
 > +			reg = <0x4ae0a000 0x800>;
 > +			ti,hwmods = "scrm";
 > +		};
 > +
-> +		slimbus1: slimbus1@4012c000 {
+> +		slimbus1: slimbus1 at 4012c000 {
 > +			reg = <0x4012c000 0x400>;
 > +			ti,hwmods = "slimbus1";
 > +		};
 > +
-> +		smartreflex_core: smartreflex_core@4a0dd000 {
+> +		smartreflex_core: smartreflex_core at 4a0dd000 {
 > +			reg = <0x4a0dd000 0x40>;
 > +			ti,hwmods = "smartreflex_core";
 > +		};
 > +
-> +		smartreflex_mm: smartreflex_mm@4a0db000 {
+> +		smartreflex_mm: smartreflex_mm at 4a0db000 {
 > +			reg = <0x4a0db000 0x40>;
 > +			ti,hwmods = "smartreflex_mm";
 > +		};
 > +
-> +		smartreflex_mpu: smartreflex_mpu@4a0d9000 {
+> +		smartreflex_mpu: smartreflex_mpu at 4a0d9000 {
 > +			reg = <0x4a0d9000 0x40>;
 > +			ti,hwmods = "smartreflex_mpu";
 > +		};
 > +
-> +		spinlock: spinlock@4a0f6000 {
+> +		spinlock: spinlock at 4a0f6000 {
 > +			reg = <0x4a0f6000 0x1000>;
 > +			ti,hwmods = "spinlock";
 > +		};
 > +
-> +		usb_host_hs: usb_host_hs@4a064c00 {
+> +		usb_host_hs: usb_host_hs at 4a064c00 {
 > +			reg = <0x4a064c00 0x100>;
 > +			ti,hwmods = "usb_host_hs";
 > +		};
 > +
-> +		usb_otg_ss: usb_otg_ss@4a030000 {
+> +		usb_otg_ss: usb_otg_ss at 4a030000 {
 > +			reg = <0x4a030000 0x100>;
 > +			ti,hwmods = "usb_otg_ss";
 > +		};
 > +
-> +		usb_tll_hs: usb_tll_hs@4a062800 {
+> +		usb_tll_hs: usb_tll_hs at 4a062800 {
 > +			reg = <0x4a062800 0x400>;
 > +			ti,hwmods = "usb_tll_hs";
 > +		};
 > +
-> +		wd_timer2: wd_timer2@4ae14000 {
+> +		wd_timer2: wd_timer2 at 4ae14000 {
 > +			reg = <0x4ae14000 0x80>;
 > +			ti,hwmods = "wd_timer2";
 > +		};
 > +
-> +		wd_timer3: wd_timer3@40130000 {
+> +		wd_timer3: wd_timer3 at 40130000 {
 > +			reg = <0x40130000 0x80>;
 > +			ti,hwmods = "wd_timer3";
 > +		};
diff --git a/a/content_digest b/N1/content_digest
index fb32bff..e268c93 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,12 +1,9 @@
  "ref\01361374735-22018-1-git-send-email-santosh.shilimkar@ti.com\0"
  "ref\01361374735-22018-9-git-send-email-santosh.shilimkar@ti.com\0"
- "From\0Benoit Cousson <b-cousson@ti.com>\0"
- "Subject\0Re: [PATCH 8/8] ARM: dts: OMAP5: Add ocp address space for all hwmods\0"
+ "From\0b-cousson@ti.com (Benoit Cousson)\0"
+ "Subject\0[PATCH 8/8] ARM: dts: OMAP5: Add ocp address space for all hwmods\0"
  "Date\0Mon, 25 Feb 2013 11:56:28 +0100\0"
- "To\0Santosh Shilimkar <santosh.shilimkar@ti.com>\0"
- "Cc\0linux-omap@vger.kernel.org"
-  tony@atomide.com
- " linux-arm-kernel@lists.infradead.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "Hi Santosh,\n"
@@ -36,7 +33,7 @@
  ">  \t\t\thw-caps-temp-alert;\n"
  ">  \t\t};\n"
  "> +\n"
- "> +\t\tl4_emif_ocp_fw: l4_emif_ocp_fw@4a20c000 {\n"
+ "> +\t\tl4_emif_ocp_fw: l4_emif_ocp_fw at 4a20c000 {\n"
  "> +\t\t\treg = <0x4a20c000 0x100>;\n"
  "> +\t\t\tti,hwmods = \"emif_ocp_fw\";\n"
  "> +\t\t};\n"
@@ -45,17 +42,17 @@
  "other non-regular entries like that.\n"
  "\n"
  "> +\n"
- "> +\t\tmpu_l3_main_1: mpu_l3_main_1@44000000 {\n"
+ "> +\t\tmpu_l3_main_1: mpu_l3_main_1 at 44000000 {\n"
  "> +\t\t\treg = <0x44000000 0x2000>;\n"
  "> +\t\t\tti,hwmods = \"l3_main_1\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmpu_l3_main_2: mpu_l3_main_2@44800000 {\n"
+ "> +\t\tmpu_l3_main_2: mpu_l3_main_2 at 44800000 {\n"
  "> +\t\t\treg = <0x44800000 0x3000>;\n"
  "> +\t\t\tti,hwmods = \"l3_main_2\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmpu_l3_main_3: mpu_l3_main_3@45000000 {\n"
+ "> +\t\tmpu_l3_main_3: mpu_l3_main_3 at 45000000 {\n"
  "> +\t\t\treg = <0x44800000 0x4000>;\n"
  "> +\t\t\tti,hwmods = \"l3_main_3\";\n"
  "> +\t\t};\n"
@@ -64,28 +61,28 @@
  "unique device.\n"
  "\n"
  "> +\n"
- "> +\t\tl4_ocp_wp_noc: l4_ocp_wp_noc@4a102000 {\n"
+ "> +\t\tl4_ocp_wp_noc: l4_ocp_wp_noc at 4a102000 {\n"
  "> +\t\t\treg = <0x44800000 0x80>;\n"
  "> +\t\t\tti,hwmods = \"ocp_wp_noc\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tabe_aess: abe_aess@401f1000 {\n"
+ "> +\t\tabe_aess: abe_aess at 401f1000 {\n"
  "> +\t\t\treg = <0x44800000 0x400>;\n"
  "> +\t\t\tti,hwmods = \"aess\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tc2c: c2c@5c000000 {\n"
+ "> +\t\tc2c: c2c at 5c000000 {\n"
  "> +\t\t\treg = <0x5c000000 0x100>;\n"
  "> +\t\t\tti,hwmods = \"c2c\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tctrl_module_core: ctrl_module_core@4a002000 {\n"
+ "> +\t\tctrl_module_core: ctrl_module_core at 4a002000 {\n"
  "> +\t\t\treg = <0x4a002000 0x800>,\n"
  "> +\t\t\t      <0x4a002800 0x1000>;\n"
  "> +\t\t\tti,hwmods = \"ctrl_module_core\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tctrl_module_wkup: ctrl_module_wkup@4a002000 {\n"
+ "> +\t\tctrl_module_wkup: ctrl_module_wkup at 4a002000 {\n"
  "> +\t\t\treg = <0x4ae0c000 0x800>,\n"
  "> +\t\t\t      <0x4ae0c800 0x800>;\n"
  "> +\t\t\tti,hwmods = \"ctrl_module_wkup\";\n"
@@ -94,37 +91,37 @@
  "Should probably be one device as well.\n"
  "\n"
  "> +\n"
- "> +\t\tdss: dss@58000000 {\n"
+ "> +\t\tdss: dss at 58000000 {\n"
  "> +\t\t\treg = <0x58000000 0x80>;\n"
  "> +\t\t\tti,hwmods = \"dss_core\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdss_dispc: dss_dispc@58001000 {\n"
+ "> +\t\tdss_dispc: dss_dispc at 58001000 {\n"
  "> +\t\t\treg = <0x58001000 0x1000>;\n"
  "> +\t\t\tti,hwmods = \"dss_dispc\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdss_dsi1_a: dss_dsi1_a@58004000 {\n"
+ "> +\t\tdss_dsi1_a: dss_dsi1_a at 58004000 {\n"
  "> +\t\t\treg = <0x58004000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"dss_dsi1_a\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdss_dsi1_b: dss_dsi1_b@58005000 {\n"
+ "> +\t\tdss_dsi1_b: dss_dsi1_b at 58005000 {\n"
  "> +\t\t\treg = <0x58005000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"dss_dsi1_b\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdss_dsi1_c: dss_dsi1_c@58009000 {\n"
+ "> +\t\tdss_dsi1_c: dss_dsi1_c at 58009000 {\n"
  "> +\t\t\treg = <0x58009000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"dss_dsi1_c\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdss_hdmi: dss_hdmi@58060000 {\n"
+ "> +\t\tdss_hdmi: dss_hdmi at 58060000 {\n"
  "> +\t\t\treg = <0x58060000 0x19000>;\n"
  "> +\t\t\tti,hwmods = \"dss_hdmi\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tdss_rfbi: dss_rfbi@580020000 {\n"
+ "> +\t\tdss_rfbi: dss_rfbi at 580020000 {\n"
  "> +\t\t\treg = <0x58002000 0x100>;\n"
  "> +\t\t\tti,hwmods = \"dss_rfbi\";\n"
  "> +\t\t};\n"
@@ -133,12 +130,12 @@
  "and it was the source of a lot of PM dependency issue.\n"
  "\n"
  "> +\n"
- "> +\t\telm: elm@48078000 {\n"
+ "> +\t\telm: elm at 48078000 {\n"
  "> +\t\t\treg = <0x48078000 0x1000>;\n"
  "> +\t\t\tti,hwmods = \"elm\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tfdif: elm@4a10a000 {\n"
+ "> +\t\tfdif: elm at 4a10a000 {\n"
  "> +\t\t\treg = <0x4a10a000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"fdif\";\n"
  "> +\t\t};\n"
@@ -146,38 +143,38 @@
  "Same issue than DSS. FDIF, ISS are somehow related.\n"
  "\n"
  "> +\n"
- "> +\t\tgpmc: gpmc@50000000 {\n"
+ "> +\t\tgpmc: gpmc at 50000000 {\n"
  "> +\t\t\treg = <0x50000000 0x400>;\n"
  "> +\t\t\tti,hwmods = \"gpmc\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpu: gpu@5600fe00 {\n"
+ "> +\t\tgpu: gpu at 5600fe00 {\n"
  "> +\t\t\treg = <0x5600fe00 0x2000>;\n"
  "> +\t\t\tti,hwmods = \"gpu\";\n"
  "> +\t\t};\n"
  "> +\n"
  "> +\n"
- "> +\t\thdq1w: hdq1w@480b2000 {\n"
+ "> +\t\thdq1w: hdq1w at 480b2000 {\n"
  "> +\t\t\treg = <0x480b2000 0x20>;\n"
  "> +\t\t\tti,hwmods = \"hdq1w\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\thsi: hsi@4a05a000 {\n"
+ "> +\t\thsi: hsi at 4a05a000 {\n"
  "> +\t\t\treg = <0x4a05a000 0x2000>;\n"
  "> +\t\t\tti,hwmods = \"hsi\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tipu: ipu@55082000 {\n"
+ "> +\t\tipu: ipu at 55082000 {\n"
  "> +\t\t\treg = <0x55082000 0x100>;\n"
  "> +\t\t\tti,hwmods = \"ipu\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tintc_ipu_c0: intc_ipu_c0@48211000 {\n"
+ "> +\t\tintc_ipu_c0: intc_ipu_c0 at 48211000 {\n"
  "> +\t\t\treg = <0x48211000 0x2000>;\n"
  "> +\t\t\tti,hwmods = \"intc_ipu_c0\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tintc_ipu_c1: intc_ipu_c1@48211000 {\n"
+ "> +\t\tintc_ipu_c1: intc_ipu_c1 at 48211000 {\n"
  "> +\t\t\treg = <0x48211000 0x2000>;\n"
  "> +\t\t\tti,hwmods = \"intc_ipu_c1\";\n"
  "> +\t\t};\n"
@@ -185,112 +182,112 @@
  "Do we need such entries?\n"
  "\n"
  "> +\n"
- "> +\t\tmmu_ipu: mmu_ipu@55080800 {\n"
+ "> +\t\tmmu_ipu: mmu_ipu at 55080800 {\n"
  "> +\t\t\treg = <0x55080800 0x1000>;\n"
  "> +\t\t\tti,hwmods = \"mmu_ipu\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tiss: iss@52000000 {\n"
+ "> +\t\tiss: iss at 52000000 {\n"
  "> +\t\t\treg = <0x52000000 0x20>;\n"
  "> +\t\t\tti,hwmods = \"iss\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tiva: iva@5a05a400 {\n"
+ "> +\t\tiva: iva at 5a05a400 {\n"
  "> +\t\t\treg = <0x5a05a400 0x80>;\n"
  "> +\t\t\tti,hwmods = \"iva\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmailbox: mailbox@4a0f4000 {\n"
+ "> +\t\tmailbox: mailbox at 4a0f4000 {\n"
  "> +\t\t\treg = <0x4a0f4000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"mailbox\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmcasp: mcasp@40128000 {\n"
+ "> +\t\tmcasp: mcasp at 40128000 {\n"
  "> +\t\t\treg = <0x40128000 0x400>;\n"
  "> +\t\t\tti,hwmods = \"mcasp\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmcspi1: mcspi1@48098000 {\n"
+ "> +\t\tmcspi1: mcspi1 at 48098000 {\n"
  "> +\t\t\treg = <0x48098000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"mcspi1\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmcspi2: mcspi2@4809a000 {\n"
+ "> +\t\tmcspi2: mcspi2 at 4809a000 {\n"
  "> +\t\t\treg = <0x4809a000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"mcspi2\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmcspi3: mcspi3@480b8000 {\n"
+ "> +\t\tmcspi3: mcspi3 at 480b8000 {\n"
  "> +\t\t\treg = <0x480b8000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"mcspi3\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmcspi4: mcspi4@480ba000 {\n"
+ "> +\t\tmcspi4: mcspi4 at 480ba000 {\n"
  "> +\t\t\treg = <0x480ba000 0x200>;\n"
  "> +\t\t\tti,hwmods = \"mcspi4\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tocp2scp1: ocp2scp1@4a080000 {\n"
+ "> +\t\tocp2scp1: ocp2scp1 at 4a080000 {\n"
  "> +\t\t\treg = <0x4a080000 0x20>;\n"
  "> +\t\t\tti,hwmods = \"ocp2scp1\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tsata: sata@4a141100 {\n"
+ "> +\t\tsata: sata at 4a141100 {\n"
  "> +\t\t\treg = <0x4a141100 0x08>;\n"
  "> +\t\t\tti,hwmods = \"sata\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tscrm: scrm@4ae0a000 {\n"
+ "> +\t\tscrm: scrm at 4ae0a000 {\n"
  "> +\t\t\treg = <0x4ae0a000 0x800>;\n"
  "> +\t\t\tti,hwmods = \"scrm\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tslimbus1: slimbus1@4012c000 {\n"
+ "> +\t\tslimbus1: slimbus1 at 4012c000 {\n"
  "> +\t\t\treg = <0x4012c000 0x400>;\n"
  "> +\t\t\tti,hwmods = \"slimbus1\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tsmartreflex_core: smartreflex_core@4a0dd000 {\n"
+ "> +\t\tsmartreflex_core: smartreflex_core at 4a0dd000 {\n"
  "> +\t\t\treg = <0x4a0dd000 0x40>;\n"
  "> +\t\t\tti,hwmods = \"smartreflex_core\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tsmartreflex_mm: smartreflex_mm@4a0db000 {\n"
+ "> +\t\tsmartreflex_mm: smartreflex_mm at 4a0db000 {\n"
  "> +\t\t\treg = <0x4a0db000 0x40>;\n"
  "> +\t\t\tti,hwmods = \"smartreflex_mm\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tsmartreflex_mpu: smartreflex_mpu@4a0d9000 {\n"
+ "> +\t\tsmartreflex_mpu: smartreflex_mpu at 4a0d9000 {\n"
  "> +\t\t\treg = <0x4a0d9000 0x40>;\n"
  "> +\t\t\tti,hwmods = \"smartreflex_mpu\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tspinlock: spinlock@4a0f6000 {\n"
+ "> +\t\tspinlock: spinlock at 4a0f6000 {\n"
  "> +\t\t\treg = <0x4a0f6000 0x1000>;\n"
  "> +\t\t\tti,hwmods = \"spinlock\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tusb_host_hs: usb_host_hs@4a064c00 {\n"
+ "> +\t\tusb_host_hs: usb_host_hs at 4a064c00 {\n"
  "> +\t\t\treg = <0x4a064c00 0x100>;\n"
  "> +\t\t\tti,hwmods = \"usb_host_hs\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tusb_otg_ss: usb_otg_ss@4a030000 {\n"
+ "> +\t\tusb_otg_ss: usb_otg_ss at 4a030000 {\n"
  "> +\t\t\treg = <0x4a030000 0x100>;\n"
  "> +\t\t\tti,hwmods = \"usb_otg_ss\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tusb_tll_hs: usb_tll_hs@4a062800 {\n"
+ "> +\t\tusb_tll_hs: usb_tll_hs at 4a062800 {\n"
  "> +\t\t\treg = <0x4a062800 0x400>;\n"
  "> +\t\t\tti,hwmods = \"usb_tll_hs\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\twd_timer2: wd_timer2@4ae14000 {\n"
+ "> +\t\twd_timer2: wd_timer2 at 4ae14000 {\n"
  "> +\t\t\treg = <0x4ae14000 0x80>;\n"
  "> +\t\t\tti,hwmods = \"wd_timer2\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\twd_timer3: wd_timer3@40130000 {\n"
+ "> +\t\twd_timer3: wd_timer3 at 40130000 {\n"
  "> +\t\t\treg = <0x40130000 0x80>;\n"
  "> +\t\t\tti,hwmods = \"wd_timer3\";\n"
  "> +\t\t};\n"
@@ -301,4 +298,4 @@
  "Regards,\n"
  Benoit
 
-296e4e0feec59ae8644ab05b78515cf7b489b44950a2f87977d8459ee35f59bc
+3b831bb4bc01cde0976461482c5b43fe3e8ac8f3de66f4ad6e2f875a3c0af3e3

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.