All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <513C117D.6080800@firmworks.com>

diff --git a/a/1.txt b/N1/1.txt
index c17b662..a76efae 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -41,7 +41,7 @@ form of
 > the bridges.
 >
 > This one:
-> +			pcie@0,0 {
+> +			pcie at 0,0 {
 > +				device_type = "pci";
 > +				reg = <0x0800 0 0 0 0>;
 >
@@ -63,7 +63,7 @@ form of
 > problems?
 >
 > The question at hand is how do you associate the non-PCI MMIO space
-> 0xd0040000 with the root port bridge 'pcie@1,0' ? The patch proposes
+> 0xd0040000 with the root port bridge 'pcie at 1,0' ? The patch proposes
 > to use a reg array in the controller plus reg-names to do this.
 >
 > I have trouble making sense of your suggestions to switch away from
@@ -126,7 +126,7 @@ non-prefetchable memory */
 	          0x81000000 0 0          0xe8000000 0 0x00100000>; /*
 downstream I/O */
 
-	pcie@1,0 {
+	pcie at 1,0 {
 		device_type = "pci";
 		reg = <0x0800 0 0 0 0>;
 		#address-cells = <3>;
@@ -140,7 +140,7 @@ downstream I/O */
 		status = "disabled";
 	};
 
-	pcie@2,0 {
+	pcie at 2,0 {
 		device_type = "pci";
 		reg = <0x1000 0 0 0 0>;
 		#address-cells = <3>;
diff --git a/a/content_digest b/N1/content_digest
index a3861bf..4faa6f9 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -9,24 +9,10 @@
  "ref\020130308200245.GC29435@obsidianresearch.com\0"
  "ref\0513A7845.6040304@firmworks.com\0"
  "ref\020130309013152.GA3883@obsidianresearch.com\0"
- "From\0Mitch Bradley <wmb@firmworks.com>\0"
- "Subject\0Re: [PATCH 24/32] pci: PCIe driver for Marvell Armada 370/XP systems\0"
+ "From\0wmb@firmworks.com (Mitch Bradley)\0"
+ "Subject\0[PATCH 24/32] pci: PCIe driver for Marvell Armada 370/XP systems\0"
  "Date\0Sat, 09 Mar 2013 18:52:13 -1000\0"
- "To\0Jason Gunthorpe <jgunthorpe@obsidianresearch.com>\0"
- "Cc\0Thierry Reding <thierry.reding@avionic-design.de>"
-  Lior Amsalem <alior@marvell.com>
-  Russell King - ARM Linux <linux@arm.linux.org.uk>
-  Jason Cooper <jason@lakedaemon.net>
-  Andrew Lunn <andrew@lunn.ch>
-  linux-pci@vger.kernel.org
-  devicetree-discuss@lists.ozlabs.org
-  Eran Ben-Avi <benavi@marvell.com>
-  Nadav Haklai <nadavh@marvell.com>
-  Maen Suleiman <maen@marvell.com>
-  Bjorn Helgaas <bhelgaas@google.com>
-  Shadi Ammouri <shadi@marvell.com>
-  Tawfik Bayouk <tawfik@marvell.com>
- " linux-arm-kernel@lists.infradead.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 3/8/2013 3:31 PM, Jason Gunthorpe wrote:\n"
@@ -72,7 +58,7 @@
  "> the bridges.\n"
  ">\n"
  "> This one:\n"
- "> +\t\t\tpcie@0,0 {\n"
+ "> +\t\t\tpcie at 0,0 {\n"
  "> +\t\t\t\tdevice_type = \"pci\";\n"
  "> +\t\t\t\treg = <0x0800 0 0 0 0>;\n"
  ">\n"
@@ -94,7 +80,7 @@
  "> problems?\n"
  ">\n"
  "> The question at hand is how do you associate the non-PCI MMIO space\n"
- "> 0xd0040000 with the root port bridge 'pcie@1,0' ? The patch proposes\n"
+ "> 0xd0040000 with the root port bridge 'pcie at 1,0' ? The patch proposes\n"
  "> to use a reg array in the controller plus reg-names to do this.\n"
  ">\n"
  "> I have trouble making sense of your suggestions to switch away from\n"
@@ -157,7 +143,7 @@
  "\t          0x81000000 0 0          0xe8000000 0 0x00100000>; /*\n"
  "downstream I/O */\n"
  "\n"
- "\tpcie@1,0 {\n"
+ "\tpcie at 1,0 {\n"
  "\t\tdevice_type = \"pci\";\n"
  "\t\treg = <0x0800 0 0 0 0>;\n"
  "\t\t#address-cells = <3>;\n"
@@ -171,7 +157,7 @@
  "\t\tstatus = \"disabled\";\n"
  "\t};\n"
  "\n"
- "\tpcie@2,0 {\n"
+ "\tpcie at 2,0 {\n"
  "\t\tdevice_type = \"pci\";\n"
  "\t\treg = <0x1000 0 0 0 0>;\n"
  "\t\t#address-cells = <3>;\n"
@@ -201,4 +187,4 @@
  "> Jason\n"
  >
 
-94fd43ed1348f3b06234b0abb0b8bd7359591753420df47b3e21f52dc9bc66b4
+ad9fa1299c3f960119ab5d82973ddae0c675abea178821cd6d488939cec5138a

diff --git a/a/content_digest b/N2/content_digest
index a3861bf..b5cd8e0 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -9,24 +9,24 @@
  "ref\020130308200245.GC29435@obsidianresearch.com\0"
  "ref\0513A7845.6040304@firmworks.com\0"
  "ref\020130309013152.GA3883@obsidianresearch.com\0"
- "From\0Mitch Bradley <wmb@firmworks.com>\0"
+ "ref\020130309013152.GA3883-ePGOBjL8dl3ta4EC/59zMFaTQe2KTcn/@public.gmane.org\0"
+ "From\0Mitch Bradley <wmb-D5eQfiDGL7eakBO8gow8eQ@public.gmane.org>\0"
  "Subject\0Re: [PATCH 24/32] pci: PCIe driver for Marvell Armada 370/XP systems\0"
  "Date\0Sat, 09 Mar 2013 18:52:13 -1000\0"
- "To\0Jason Gunthorpe <jgunthorpe@obsidianresearch.com>\0"
- "Cc\0Thierry Reding <thierry.reding@avionic-design.de>"
-  Lior Amsalem <alior@marvell.com>
-  Russell King - ARM Linux <linux@arm.linux.org.uk>
-  Jason Cooper <jason@lakedaemon.net>
-  Andrew Lunn <andrew@lunn.ch>
-  linux-pci@vger.kernel.org
-  devicetree-discuss@lists.ozlabs.org
-  Eran Ben-Avi <benavi@marvell.com>
-  Nadav Haklai <nadavh@marvell.com>
-  Maen Suleiman <maen@marvell.com>
-  Bjorn Helgaas <bhelgaas@google.com>
-  Shadi Ammouri <shadi@marvell.com>
-  Tawfik Bayouk <tawfik@marvell.com>
- " linux-arm-kernel@lists.infradead.org\0"
+ "To\0Jason Gunthorpe <jgunthorpe-ePGOBjL8dl3ta4EC/59zMFaTQe2KTcn/@public.gmane.org>\0"
+ "Cc\0Lior Amsalem <alior-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>"
+  Andrew Lunn <andrew-g2DYL2Zd6BY@public.gmane.org>
+  Russell King - ARM Linux <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
+  Jason Cooper <jason-NLaQJdtUoK4Be96aLqz0jA@public.gmane.org>
+  Tawfik Bayouk <tawfik-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>
+  linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org
+  Eran Ben-Avi <benavi-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>
+  Nadav Haklai <nadavh-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>
+  Maen Suleiman <maen-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>
+  Shadi Ammouri <shadi-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>
+  Bjorn Helgaas <bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org>
+ " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0"
  "\00:1\0"
  "b\0"
  "On 3/8/2013 3:31 PM, Jason Gunthorpe wrote:\n"
@@ -201,4 +201,4 @@
  "> Jason\n"
  >
 
-94fd43ed1348f3b06234b0abb0b8bd7359591753420df47b3e21f52dc9bc66b4
+bfe5baf121306ef641eee8fb8648d79e2ba6c18e795d1a1af9cbd9bea78b465f

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.