All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <5148DBBD.8020506@wwwdotorg.org>

diff --git a/a/1.txt b/N1/1.txt
index e5aa146..53f718c 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -4,7 +4,7 @@ On 03/19/2013 03:33 PM, Mike Turquette wrote:
 >> instead of the width. This will be used by some clocks on Tegra114. Also
 >> adapt the tegra periph clk because it uses struct clk_mux directly.
 >>
->> Signed-off-by: Peter De Schrijver <pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+>> Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
 > 
 > Do you actually need arbitrary masks instead of a continuous bitfield?
 > Or does this change just make it easier for you to convert existing
diff --git a/a/content_digest b/N1/content_digest
index 7c06bef..efa01f5 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,15 +1,9 @@
  "ref\01363113747-6572-1-git-send-email-pdeschrijver@nvidia.com\0"
  "ref\020130319213309.8663.17375@quantum\0"
- "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
- "Subject\0Re: [PATCH] clk: add table lookup to mux\0"
+ "From\0swarren@wwwdotorg.org (Stephen Warren)\0"
+ "Subject\0[PATCH] clk: add table lookup to mux\0"
  "Date\0Tue, 19 Mar 2013 15:42:21 -0600\0"
- "To\0Mike Turquette <mturquette-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0"
- "Cc\0Peter De Schrijver <pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>"
-  linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  Prashant Gaikwad <pgaikwad-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
- " linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 03/19/2013 03:33 PM, Mike Turquette wrote:\n"
@@ -18,7 +12,7 @@
  ">> instead of the width. This will be used by some clocks on Tegra114. Also\n"
  ">> adapt the tegra periph clk because it uses struct clk_mux directly.\n"
  ">>\n"
- ">> Signed-off-by: Peter De Schrijver <pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ ">> Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>\n"
  "> \n"
  "> Do you actually need arbitrary masks instead of a continuous bitfield?\n"
  "> Or does this change just make it easier for you to convert existing\n"
@@ -27,4 +21,4 @@
  "Yes, Peter mentioned somewhere that Tegra apparently has some registers\n"
  where the mux bits are split up into non-contiguous regions of a register.
 
-d205376aec7d9f7860fa2c54bca331bdea47b3ef15145129c6c9652ef6dd6907
+d7f14c78fb4ca60831d20657e9136ff2a34f7c28bb52dd22220ebbabce17965c

diff --git a/a/1.txt b/N2/1.txt
index e5aa146..53f718c 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -4,7 +4,7 @@ On 03/19/2013 03:33 PM, Mike Turquette wrote:
 >> instead of the width. This will be used by some clocks on Tegra114. Also
 >> adapt the tegra periph clk because it uses struct clk_mux directly.
 >>
->> Signed-off-by: Peter De Schrijver <pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+>> Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
 > 
 > Do you actually need arbitrary masks instead of a continuous bitfield?
 > Or does this change just make it easier for you to convert existing
diff --git a/a/content_digest b/N2/content_digest
index 7c06bef..525d450 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,15 +1,15 @@
  "ref\01363113747-6572-1-git-send-email-pdeschrijver@nvidia.com\0"
  "ref\020130319213309.8663.17375@quantum\0"
- "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
+ "From\0Stephen Warren <swarren@wwwdotorg.org>\0"
  "Subject\0Re: [PATCH] clk: add table lookup to mux\0"
  "Date\0Tue, 19 Mar 2013 15:42:21 -0600\0"
- "To\0Mike Turquette <mturquette-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0"
- "Cc\0Peter De Schrijver <pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>"
-  linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  Prashant Gaikwad <pgaikwad-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
- " linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "To\0Mike Turquette <mturquette@linaro.org>\0"
+ "Cc\0Peter De Schrijver <pdeschrijver@nvidia.com>"
+  linux-tegra@vger.kernel.org
+  Stephen Warren <swarren@nvidia.com>
+  Prashant Gaikwad <pgaikwad@nvidia.com>
+  linux-arm-kernel@lists.infradead.org
+ " linux-kernel@vger.kernel.org\0"
  "\00:1\0"
  "b\0"
  "On 03/19/2013 03:33 PM, Mike Turquette wrote:\n"
@@ -18,7 +18,7 @@
  ">> instead of the width. This will be used by some clocks on Tegra114. Also\n"
  ">> adapt the tegra periph clk because it uses struct clk_mux directly.\n"
  ">>\n"
- ">> Signed-off-by: Peter De Schrijver <pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ ">> Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>\n"
  "> \n"
  "> Do you actually need arbitrary masks instead of a continuous bitfield?\n"
  "> Or does this change just make it easier for you to convert existing\n"
@@ -27,4 +27,4 @@
  "Yes, Peter mentioned somewhere that Tegra apparently has some registers\n"
  where the mux bits are split up into non-contiguous regions of a register.
 
-d205376aec7d9f7860fa2c54bca331bdea47b3ef15145129c6c9652ef6dd6907
+a194929d1c178652ba78f083509e98f7ffdfaaeb8c1abe2f73dfb17415b3f189

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.