From mboxrd@z Thu Jan 1 00:00:00 1970 From: Kenneth Graunke Subject: Re: [PATCH] drm/i915: Don't override PPGTT cacheability on HSW Date: Wed, 03 Apr 2013 12:17:28 -0700 Message-ID: <515C8048.1080503@whitecape.org> References: <1365012390-6465-1-git-send-email-ben@bwidawsk.net> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii"; Format="flowed" Content-Transfer-Encoding: 7bit Return-path: Received: from homiemail-a62.g.dreamhost.com (caiajhbdcbhh.dreamhost.com [208.97.132.177]) by gabe.freedesktop.org (Postfix) with ESMTP id 947EFE6409 for ; Wed, 3 Apr 2013 12:16:24 -0700 (PDT) In-Reply-To: <1365012390-6465-1-git-send-email-ben@bwidawsk.net> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Ben Widawsky Cc: intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org On 04/03/2013 11:06 AM, Ben Widawsky wrote: > Apparently these ECOCHK bits changed on HSW and the behavior is not what > we want. I've not been able to find VLV definition specifically so I'll > assume it's the same as IVB. > > (Only compile tested) > > Reported-by: Kenneth Graunke > Signed-off-by: Ben Widawsky The behavior isn't particularly bad, but the PTEs already take care of this for us, so it doesn't do anything. That said, having random override bits set for no purpose is bad...we should just let the PTEs do their job. Reviewed-and-tested-by: Kenneth Graunke Thanks Ben!