From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:37960)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1Uaozb-0000Pu-AH
	for qemu-devel@nongnu.org; Fri, 10 May 2013 11:12:20 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1UaozZ-0003Oz-Bw
	for qemu-devel@nongnu.org; Fri, 10 May 2013 11:12:19 -0400
Received: from host-82-135-62-35.customer.m-online.net ([82.135.62.35]:54121
	helo=mail.embedded-brains.de) by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1UaozY-0003OL-UK
	for qemu-devel@nongnu.org; Fri, 10 May 2013 11:12:17 -0400
Received: from [192.168.96.64] (eb0024.eb.z [192.168.96.64])
	by mail.embedded-brains.de (Postfix) with ESMTP id AAC4A652CFE
	for <qemu-devel@nongnu.org>; Fri, 10 May 2013 17:08:48 +0200 (CEST)
Message-ID: <518D0D80.8000307@embedded-brains.de>
Date: Fri, 10 May 2013 17:08:48 +0200
From: Sebastian Huber <sebastian.huber@embedded-brains.de>
MIME-Version: 1.0
References: <CAMo8Bf+L2Ko0c8xH3bywr+moV2uLLciaX=sNxzronv8-v7YYjw@mail.gmail.com>
In-Reply-To: <CAMo8Bf+L2Ko0c8xH3bywr+moV2uLLciaX=sNxzronv8-v7YYjw@mail.gmail.com>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] CPU scheduling with TCG in SMP system emulation
 mode
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 02/22/2013 01:46 AM, Max Filippov wrote:
> Hello.
>
> Do I understand it right that there's no dedicated mechanism
> other than icount that would switch current CPU in emulated
> SMP system and that in the absence of icount such scheduling
> is a side effect of interrupt delivery to the current CPU?
>

In case I start two CPUs and execute a while (1) loop in both of them wit=
h=20
interrupts disabled.  Will Qemu ever switch from one CPU to the other?

--=20
Sebastian Huber, embedded brains GmbH

Address : Dornierstr. 4, D-82178 Puchheim, Germany
Phone   : +49 89 189 47 41-16
Fax     : +49 89 189 47 41-09
E-Mail  : sebastian.huber@embedded-brains.de
PGP     : Public key available on request.

Diese Nachricht ist keine gesch=E4ftliche Mitteilung im Sinne des EHUG.