All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <51A71375.9030100@ti.com>

diff --git a/a/1.txt b/N1/1.txt
index c7b1b54..74b69a2 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,5 +1,5 @@
 On 05/29/2013 08:22 PM, Kevin Hilman wrote:
-> Oleksandr Dmytryshyn <oleksandr.dmytryshyn-l0cyMroinI0@public.gmane.org> writes:
+> Oleksandr Dmytryshyn <oleksandr.dmytryshyn@ti.com> writes:
 >
 >> Starting from the OMAP chips with version2 registers scheme there are
 >> 2 registers (I2C_IRQENABLE_SET and I2C_IRQENABLE_CLR) to manage
diff --git a/a/content_digest b/N1/content_digest
index 568487e..34d65bb 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,20 +1,19 @@
  "ref\01369812944-685-1-git-send-email-oleksandr.dmytryshyn@ti.com\0"
  "ref\01369812944-685-2-git-send-email-oleksandr.dmytryshyn@ti.com\0"
  "ref\0878v2x7lak.fsf@linaro.org\0"
- "ref\0878v2x7lak.fsf-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org\0"
- "From\0Oleksandr Dmytryshyn <oleksandr.dmytryshyn-l0cyMroinI0@public.gmane.org>\0"
+ "From\0Oleksandr Dmytryshyn <oleksandr.dmytryshyn@ti.com>\0"
  "Subject\0Re: [PATCH 1/1] i2c: omap: correct usage of the interrupt enable register\0"
  "Date\0Thu, 30 May 2013 11:53:09 +0300\0"
- "To\0Kevin Hilman <khilman-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0"
- "Cc\0Tony Lindgren <tony-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>"
-  Wolfram Sang <wsa-z923LK4zBo2bacvFa/9K2g@public.gmane.org>
-  linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-i2c-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "To\0Kevin Hilman <khilman@linaro.org>\0"
+ "Cc\0Tony Lindgren <tony@atomide.com>"
+  Wolfram Sang <wsa@the-dreams.de>
+  <linux-omap@vger.kernel.org>
+  <linux-i2c@vger.kernel.org>
+ " <linux-kernel@vger.kernel.org>\0"
  "\00:1\0"
  "b\0"
  "On 05/29/2013 08:22 PM, Kevin Hilman wrote:\n"
- "> Oleksandr Dmytryshyn <oleksandr.dmytryshyn-l0cyMroinI0@public.gmane.org> writes:\n"
+ "> Oleksandr Dmytryshyn <oleksandr.dmytryshyn@ti.com> writes:\n"
  ">\n"
  ">> Starting from the OMAP chips with version2 registers scheme there are\n"
  ">> 2 registers (I2C_IRQENABLE_SET and I2C_IRQENABLE_CLR) to manage\n"
@@ -59,4 +58,4 @@
  "Oleksandr Dmytryshyn | OMAP4 Platform\n"
  GlobalLogic Inc. | Innovation by Design
 
-9d9bcb739a412146be8efa9d5122a3d70d5e46e24dd070b5357de6984f44b5d0
+9982b1f0b21ba25ae3b9e9bbdab22e3a7a5d81aa15ac7f325519766a56700b92

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.