From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:33041)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1UjXAP-0000ya-7y
	for qemu-devel@nongnu.org; Mon, 03 Jun 2013 11:59:32 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1UjXAM-0005Z5-RT
	for qemu-devel@nongnu.org; Mon, 03 Jun 2013 11:59:29 -0400
Received: from mail-ve0-x229.google.com ([2607:f8b0:400c:c01::229]:35634)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1UjX3s-0003g7-Ec
	for qemu-devel@nongnu.org; Mon, 03 Jun 2013 11:52:44 -0400
Received: by mail-ve0-f169.google.com with SMTP id m1so2915025ves.14
	for <qemu-devel@nongnu.org>; Mon, 03 Jun 2013 08:52:43 -0700 (PDT)
Sender: Richard Henderson <rth7680@gmail.com>
Message-ID: <51ACBBC4.3070307@twiddle.net>
Date: Mon, 03 Jun 2013 08:52:36 -0700
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
References: <51A8E339.5000500@huawei.com> <51A8E6E2.1010704@huawei.com>
	<51A90736.4090005@twiddle.net> <51AC7C53.40105@huawei.com>
In-Reply-To: <51AC7C53.40105@huawei.com>
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 4/4] tcg/aarch64: implement tlb lookup fast
 path
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Jani Kokkonen <Jani.Kokkonen@huawei.com>
Cc: Laurent Desnogues <laurent.desnogues@gmail.com>, Peter Maydell <peter.maydell@linaro.org>, Claudio Fontana <claudio.fontana@huawei.com>, qemu-devel@nongnu.org

On 06/03/2013 04:21 AM, Jani Kokkonen wrote:
>> 	@ merge the tlb index into the env+tlb_offset
>> 	add	x1, x1, x0, lsl #3

For the record, oops.  3 should be CPU_TLB_ENTRY_BITS.


r~