From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:48263)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1V1P8q-0006If-Ct
	for qemu-devel@nongnu.org; Mon, 22 Jul 2013 19:03:45 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1V1P8p-0006kq-Ga
	for qemu-devel@nongnu.org; Mon, 22 Jul 2013 19:03:44 -0400
Message-ID: <51EDBA4A.5070700@suse.de>
Date: Tue, 23 Jul 2013 01:03:38 +0200
From: =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= <afaerber@suse.de>
MIME-Version: 1.0
References: <1374515411-43818-1-git-send-email-agraf@suse.de>
	<87vc42jsgf.fsf@codemonkey.ws>
	<CECCBCD8-7DF6-44E6-A7EA-FE202ED8929A@suse.de>
	<8761w2xti6.fsf@codemonkey.ws>
	<CAFEAcA_wykLhDiTPJ2xEC=z8uUA5dUuskmMcKhoXXmUr3HRuVQ@mail.gmail.com>
	<87siz6qmi7.fsf@codemonkey.ws>
	<CAFEAcA-5n=cOcjAdc3Q4_cBOEOiDe8SoeCXqbu6vCrk75EX4zA@mail.gmail.com>
In-Reply-To: <CAFEAcA-5n=cOcjAdc3Q4_cBOEOiDe8SoeCXqbu6vCrk75EX4zA@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH 0/9] Add platform bus
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-ppc <qemu-ppc@nongnu.org>, Alexander Graf <agraf@suse.de>, Anthony Liguori <anthony@codemonkey.ws>, qemu-devel Developers <qemu-devel@nongnu.org>

Am 23.07.2013 00:34, schrieb Peter Maydell:
> On 22 July 2013 23:05, Anthony Liguori <anthony@codemonkey.ws> wrote:
>> Peter Maydell <peter.maydell@linaro.org> writes:
>>> We don't currently have any PCI host controller which is:
>>> (a) for ARM
>>
>> In QEMU?  You can make one super easily by just extending PCIHostState=
.
>>
>> It's just a matter of mapping the index and data registers somewhere.
>=20
> That's a model of some random nonexistent thing, not a model
> of a piece of hardware or silicon that actually exists and
> thus that there's some hope the kernel might someday maybe
> be able to drive properly.
>=20
>> I can't believe it's that hard to get this working in Linux either.
>=20
> Actual ARM hardware with PCI is rare; the overlap of
> that with "ARM hardware we model in QEMU" is pretty near
> zero. And we demonstrably can't get the kernel folks to write
> working driver code for a PCI controller that only exists in
> QEMU -- just look at the trainwreck which is the versatile PCI
> kernel code.

FWIW the Nvidia Tegra3 SoC has PCIe, e.g., the Toradex Apalis T30 SoM.
With the Ixora board that's coming into affordable territory for devs.

Andreas

--=20
SUSE LINUX Products GmbH, Maxfeldstr. 5, 90409 N=C3=BCrnberg, Germany
GF: Jeff Hawn, Jennifer Guild, Felix Imend=C3=B6rffer; HRB 16746 AG N=C3=BC=
rnberg