From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:60728)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sw@weilnetz.de>) id 1V3BV7-0005RK-Kl
	for qemu-devel@nongnu.org; Sat, 27 Jul 2013 16:54:12 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <sw@weilnetz.de>) id 1V3BV0-00007d-H5
	for qemu-devel@nongnu.org; Sat, 27 Jul 2013 16:54:05 -0400
Received: from smtp.mail.uni-mannheim.de ([134.155.96.80]:36143)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sw@weilnetz.de>) id 1V3AJL-000447-CP
	for qemu-devel@nongnu.org; Sat, 27 Jul 2013 15:37:51 -0400
Message-ID: <51F4218A.1060802@weilnetz.de>
Date: Sat, 27 Jul 2013 21:37:46 +0200
From: Stefan Weil <sw@weilnetz.de>
MIME-Version: 1.0
References: <1374941897-11956-1-git-send-email-hpoussin@reactos.org>
	<CAFEAcA_Q=jCe9B_bz+NEpZM0iSQVi0vUAwwk+tAtWtWTKmO98Q@mail.gmail.com>
In-Reply-To: <CAFEAcA_Q=jCe9B_bz+NEpZM0iSQVi0vUAwwk+tAtWtWTKmO98Q@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH for-1.6] target-mips: do not raise
 exceptions when accessing invalid memory
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: =?UTF-8?B?SGVydsOpIFBvdXNzaW5lYXU=?= <hpoussin@reactos.org>, qemu-devel@nongnu.org, =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= <afaerber@suse.de>

Am 27.07.2013 19:43, schrieb Peter Maydell:
> On 27 July 2013 17:18, Herv=C3=A9 Poussineau <hpoussin@reactos.org> wro=
te:
>> Another solution would be to add a big dummy memory regions on all MIP=
S boards
>> to catch memory accesses and not raise an exception. However, this mea=
ns that
>> each MIPS board will have its own unassigned memory handler, different=
 from the
>> global QEMU one.
> Better would be to at least provide fake RAZ/WI implementations of
> devices for the boards, rather than making the dummy region cover
> the whole of the address space. Not 1.6 material, though.
>
> -- PMM

I prefer keeping the correct code for target-mips/op_helper.c
and adding either the big dummy memory regions or fake
device implementations (both with TODO comments) for 1.6.

It would also be acceptable to fix the boards in 1.6.1 and add
a comment to the 1.6 release notes about the "regression".

Stefan