All of lore.kernel.org
 help / color / mirror / Atom feed
* [GIT PULL] Rockchip clock changes for 7.3 #1
@ 2026-08-05 21:23 ` Heiko Stuebner
  0 siblings, 0 replies; 4+ messages in thread
From: Heiko Stuebner @ 2026-08-05 21:23 UTC (permalink / raw)
  To: mturquette, Stephen Boyd; +Cc: linux-clk, linux-rockchip

Hi Mike, Stephen,

please find below a pull-request with Rockchip clock changes for 7.3

Please pull.

Thanks
Heiko

The following changes since commit dc59e4fea9d83f03bad6bddf3fa2e52491777482:

  Linux 7.2-rc1 (2026-06-28 12:01:31 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git tags/v7.3-rockchip-clk1

for you to fetch changes up to 586ff159ec02533c17dd928641529cb0b52e9c62:

  clk: rockchip: rk3576: fix source muxes for SPI0..SPI4 (2026-08-05 22:45:22 +0200)

----------------------------------------------------------------
Clock driver for RV1106, fix for rk3576 spi source mux, better representing
fractional PLL coefficients and a fix for the dclk of the 3rd video-port to
not affect other compoents when its rate gets changed.

----------------------------------------------------------------
Alexey Charkov (3):
      clk: rockchip: Fix the fractional part denominator on RK3588/RK3576 PLLs
      clk: rockchip: Fractional PLL coefficient on RK3588/RK3576 is two's complement
      clk: rockchip: rk3576: fix source muxes for SPI0..SPI4

Heiko Stuebner (2):
      clk: rockchip: rk3588: Don't change PLL rates when setting dclk_vop2_src
      clk: rockchip: rk3588: Allow VP2 the same sourcing options as other VPs

Simon Glass (2):
      dt-bindings: clock: rockchip: Add RV1106 CRU support
      clk: rockchip: Add clock controller for the RV1106

 .../bindings/clock/rockchip,rv1106-cru.yaml        |   60 ++
 drivers/clk/rockchip/Kconfig                       |    7 +
 drivers/clk/rockchip/Makefile                      |    1 +
 drivers/clk/rockchip/clk-pll.c                     |   16 +-
 drivers/clk/rockchip/clk-rk3576.c                  |   15 +-
 drivers/clk/rockchip/clk-rk3588.c                  |    6 +-
 drivers/clk/rockchip/clk-rv1106.c                  | 1099 ++++++++++++++++++++
 drivers/clk/rockchip/clk.h                         |    8 +-
 include/dt-bindings/clock/rockchip,rv1106-cru.h    |  306 ++++++
 9 files changed, 1500 insertions(+), 18 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rv1106-cru.yaml
 create mode 100644 drivers/clk/rockchip/clk-rv1106.c
 create mode 100644 include/dt-bindings/clock/rockchip,rv1106-cru.h




_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip

^ permalink raw reply	[flat|nested] 4+ messages in thread

* [GIT PULL] Rockchip clock changes for 7.3 #1
@ 2026-08-05 21:23 ` Heiko Stuebner
  0 siblings, 0 replies; 4+ messages in thread
From: Heiko Stuebner @ 2026-08-05 21:23 UTC (permalink / raw)
  To: mturquette, Stephen Boyd; +Cc: linux-clk, linux-rockchip

Hi Mike, Stephen,

please find below a pull-request with Rockchip clock changes for 7.3

Please pull.

Thanks
Heiko

The following changes since commit dc59e4fea9d83f03bad6bddf3fa2e52491777482:

  Linux 7.2-rc1 (2026-06-28 12:01:31 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git tags/v7.3-rockchip-clk1

for you to fetch changes up to 586ff159ec02533c17dd928641529cb0b52e9c62:

  clk: rockchip: rk3576: fix source muxes for SPI0..SPI4 (2026-08-05 22:45:22 +0200)

----------------------------------------------------------------
Clock driver for RV1106, fix for rk3576 spi source mux, better representing
fractional PLL coefficients and a fix for the dclk of the 3rd video-port to
not affect other compoents when its rate gets changed.

----------------------------------------------------------------
Alexey Charkov (3):
      clk: rockchip: Fix the fractional part denominator on RK3588/RK3576 PLLs
      clk: rockchip: Fractional PLL coefficient on RK3588/RK3576 is two's complement
      clk: rockchip: rk3576: fix source muxes for SPI0..SPI4

Heiko Stuebner (2):
      clk: rockchip: rk3588: Don't change PLL rates when setting dclk_vop2_src
      clk: rockchip: rk3588: Allow VP2 the same sourcing options as other VPs

Simon Glass (2):
      dt-bindings: clock: rockchip: Add RV1106 CRU support
      clk: rockchip: Add clock controller for the RV1106

 .../bindings/clock/rockchip,rv1106-cru.yaml        |   60 ++
 drivers/clk/rockchip/Kconfig                       |    7 +
 drivers/clk/rockchip/Makefile                      |    1 +
 drivers/clk/rockchip/clk-pll.c                     |   16 +-
 drivers/clk/rockchip/clk-rk3576.c                  |   15 +-
 drivers/clk/rockchip/clk-rk3588.c                  |    6 +-
 drivers/clk/rockchip/clk-rv1106.c                  | 1099 ++++++++++++++++++++
 drivers/clk/rockchip/clk.h                         |    8 +-
 include/dt-bindings/clock/rockchip,rv1106-cru.h    |  306 ++++++
 9 files changed, 1500 insertions(+), 18 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rv1106-cru.yaml
 create mode 100644 drivers/clk/rockchip/clk-rv1106.c
 create mode 100644 include/dt-bindings/clock/rockchip,rv1106-cru.h




^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [GIT PULL] Rockchip clock changes for 7.3 #1
  2026-08-05 21:23 ` Heiko Stuebner
@ 2026-08-12  6:05   ` Stephen Boyd
  -1 siblings, 0 replies; 4+ messages in thread
From: Stephen Boyd @ 2026-08-12  6:05 UTC (permalink / raw)
  To: Heiko Stuebner, mturquette; +Cc: linux-clk, linux-rockchip

Quoting Heiko Stuebner (2026-08-05 14:23:57)
> Hi Mike, Stephen,
> 
> please find below a pull-request with Rockchip clock changes for 7.3
> 
> Please pull.
> 
> Thanks
> Heiko
> 
> The following changes since commit dc59e4fea9d83f03bad6bddf3fa2e52491777482:
> 
>   Linux 7.2-rc1 (2026-06-28 12:01:31 -0700)
> 
> are available in the Git repository at:
> 
>   https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git tags/v7.3-rockchip-clk1
> 
> for you to fetch changes up to 586ff159ec02533c17dd928641529cb0b52e9c62:
> 
>   clk: rockchip: rk3576: fix source muxes for SPI0..SPI4 (2026-08-05 22:45:22 +0200)
> 
> ----------------------------------------------------------------

Thanks. Pulled into clk-next

_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [GIT PULL] Rockchip clock changes for 7.3 #1
@ 2026-08-12  6:05   ` Stephen Boyd
  0 siblings, 0 replies; 4+ messages in thread
From: Stephen Boyd @ 2026-08-12  6:05 UTC (permalink / raw)
  To: Heiko Stuebner, mturquette; +Cc: linux-clk, linux-rockchip

Quoting Heiko Stuebner (2026-08-05 14:23:57)
> Hi Mike, Stephen,
> 
> please find below a pull-request with Rockchip clock changes for 7.3
> 
> Please pull.
> 
> Thanks
> Heiko
> 
> The following changes since commit dc59e4fea9d83f03bad6bddf3fa2e52491777482:
> 
>   Linux 7.2-rc1 (2026-06-28 12:01:31 -0700)
> 
> are available in the Git repository at:
> 
>   https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git tags/v7.3-rockchip-clk1
> 
> for you to fetch changes up to 586ff159ec02533c17dd928641529cb0b52e9c62:
> 
>   clk: rockchip: rk3576: fix source muxes for SPI0..SPI4 (2026-08-05 22:45:22 +0200)
> 
> ----------------------------------------------------------------

Thanks. Pulled into clk-next

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2026-08-12  6:05 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-08-05 21:23 [GIT PULL] Rockchip clock changes for 7.3 #1 Heiko Stuebner
2026-08-05 21:23 ` Heiko Stuebner
2026-08-12  6:05 ` Stephen Boyd
2026-08-12  6:05   ` Stephen Boyd

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.