From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:58685)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <Claudio.Fontana@huawei.com>) id 1VLUl0-0002uZ-Pa
	for qemu-devel@nongnu.org; Mon, 16 Sep 2013 05:06:15 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <Claudio.Fontana@huawei.com>) id 1VLUkw-0000M9-CQ
	for qemu-devel@nongnu.org; Mon, 16 Sep 2013 05:06:10 -0400
Received: from lhrrgout.huawei.com ([194.213.3.17]:61631)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <Claudio.Fontana@huawei.com>) id 1VLUkw-0000M1-41
	for qemu-devel@nongnu.org; Mon, 16 Sep 2013 05:06:06 -0400
Message-ID: <5236C9E1.1050202@huawei.com>
Date: Mon, 16 Sep 2013 11:05:37 +0200
From: Claudio Fontana <claudio.fontana@huawei.com>
MIME-Version: 1.0
References: <1379195690-6509-1-git-send-email-rth@twiddle.net>
	<1379195690-6509-34-git-send-email-rth@twiddle.net>
In-Reply-To: <1379195690-6509-34-git-send-email-rth@twiddle.net>
Content-Type: text/plain; charset="ISO-8859-1"
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH v4 33/33] tcg-aarch64: Remove redundant
 CPU_TLB_ENTRY_BITS check
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Richard Henderson <rth@twiddle.net>
Cc: peter.maydell@linaro.org, qemu-devel@nongnu.org

On 14.09.2013 23:54, Richard Henderson wrote:
> Removed from other targets in 56bbc2f967ce185fa1c5c39e1aeb5b68b26242e9.
> 
> Signed-off-by: Richard Henderson <rth@twiddle.net>
> ---
>  tcg/aarch64/tcg-target.c | 6 ------
>  1 file changed, 6 deletions(-)
> 
> diff --git a/tcg/aarch64/tcg-target.c b/tcg/aarch64/tcg-target.c
> index 94f9ac1..a7d0785 100644
> --- a/tcg/aarch64/tcg-target.c
> +++ b/tcg/aarch64/tcg-target.c
> @@ -1852,12 +1852,6 @@ static const TCGTargetOpDef aarch64_op_defs[] = {
>  
>  static void tcg_target_init(TCGContext *s)
>  {
> -#if !defined(CONFIG_USER_ONLY)
> -    /* fail safe */
> -    if ((1ULL << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry)) {
> -        tcg_abort();
> -    }
> -#endif
>      tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xffffffff);
>      tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I64], 0, 0xffffffff);
>  
> 

Reviewed-by: Claudio Fontana <claudio.fontana@linaro.org>