From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:55364)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1VLbQw-0007ct-Jr
	for qemu-devel@nongnu.org; Mon, 16 Sep 2013 12:13:59 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1VLbQr-0001fp-Lu
	for qemu-devel@nongnu.org; Mon, 16 Sep 2013 12:13:54 -0400
Received: from host-82-135-62-35.customer.m-online.net ([82.135.62.35]:48298
	helo=mail.embedded-brains.de) by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1VLbQr-0001fG-ES
	for qemu-devel@nongnu.org; Mon, 16 Sep 2013 12:13:49 -0400
Received: from [192.168.96.64] (eb0024.eb.z [192.168.96.64])
	by mail.embedded-brains.de (Postfix) with ESMTP id 325EE652198
	for <qemu-devel@nongnu.org>; Mon, 16 Sep 2013 17:34:51 +0200 (CEST)
Message-ID: <5237251B.1090801@embedded-brains.de>
Date: Mon, 16 Sep 2013 17:34:51 +0200
From: Sebastian Huber <sebastian.huber@embedded-brains.de>
MIME-Version: 1.0
References: <cover.1373429432.git.peter.crosthwaite@xilinx.com>
	<8549a20530b9331af1c3d725f4cb9a3e4fe3a9b2.1373429432.git.peter.crosthwaite@xilinx.com>
In-Reply-To: <8549a20530b9331af1c3d725f4cb9a3e4fe3a9b2.1373429432.git.peter.crosthwaite@xilinx.com>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH v1 4/4] target-arm: Add CP15 VBAR support
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Hello,

it would be really nice to get the CP15 VBAR support integrated.  This al=
lows=20
unit test suites of single address space real-time systems to catch NULL=20
pointer read/write access for example.

The ARM documentation says that this is a banked register that is only pr=
esent=20
in an implementation that includes the Security Extensions.  Is this equi=
valent=20
to having TrustZone?

In the ID_PFR1, Processor Feature Register 1, the bits [4:7] indicate if =
a=20
particular CPU has this feature.  Is it possible to use this register to=20
determine the availability of the VBAR register in Qemu?  This may avoid =
adding=20
a new enum arm_features.

--=20
Sebastian Huber, embedded brains GmbH

Address : Dornierstr. 4, D-82178 Puchheim, Germany
Phone   : +49 89 189 47 41-16
Fax     : +49 89 189 47 41-09
E-Mail  : sebastian.huber@embedded-brains.de
PGP     : Public key available on request.

Diese Nachricht ist keine gesch=E4ftliche Mitteilung im Sinne des EHUG.