From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:47882)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1VU050-0005tI-Bw
	for qemu-devel@nongnu.org; Wed, 09 Oct 2013 16:10:06 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1VU04r-00018U-V9
	for qemu-devel@nongnu.org; Wed, 09 Oct 2013 16:09:58 -0400
Sender: Richard Henderson <rth7680@gmail.com>
Message-ID: <5255B7F8.6030706@twiddle.net>
Date: Wed, 09 Oct 2013 13:09:28 -0700
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
References: <524EBE04.8050207@gmail.com> <524EC167.1010902@gmail.com>
In-Reply-To: <524EC167.1010902@gmail.com>
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 10/13] Add xxmrgh/xxmrgl
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Tom Musta <tommusta@gmail.com>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org

On 10/04/2013 06:23 AM, Tom Musta wrote:
> +        tcg_gen_andi_i64(a0, a0, 0xFFFFFFFF00000000ul);     \
> +        tcg_gen_shli_i64(a1, a1, 32);                       \
> +        tcg_gen_shri_i64(b0, b0, 32);                       \
> +        tcg_gen_andi_i64(b0, b0, 0x00000000FFFFFFFFul);     \
> +        tcg_gen_andi_i64(b1, b1, 0x00000000FFFFFFFFul);     \
> +        tcg_gen_or_i64(a0, a0, b0);                         \
> +        tcg_gen_or_i64(a1, a1, b1);                         \
> +        tcg_gen_mov_i64(cpu_vsrh(xT(ctx->opcode)), a0);     \
> +        tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), a1);     \

Two deposit operations.


r~