All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <5264DF47.1030404@gmail.com>

diff --git a/a/1.txt b/N1/1.txt
index e3c5931..042ba64 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -3,14 +3,14 @@ On 10/19/2013 06:49 PM, Andrew Lunn wrote:
 > controller. This is chained on the main interrupt controller.  Add a
 > driver, making use of generic chip where possible.
 >
-> Signed-off-by: Andrew Lunn <andrew@lunn.ch>
-> Tested-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
+> Signed-off-by: Andrew Lunn <andrew-g2DYL2Zd6BY@public.gmane.org>
+> Tested-by: Sebastian Hesselbarth <sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
 >
-> cc: devicetree at vger.kernel.org
-> cc: pawel.moll at arm.com
-> cc: mark.rutland at arm.com
-> cc: swarren at wwwdotorg.org
-> cc: ian.campbell at citrix.com
+> cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+> cc: pawel.moll-5wv7dgnIgG8@public.gmane.org
+> cc: mark.rutland-5wv7dgnIgG8@public.gmane.org
+> cc: swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org
+> cc: ian.campbell-Sxgqhf6Nn4DQT0dZR+AlfA@public.gmane.org
 > ---
 >
 > Removed an unneeded blank line
@@ -51,7 +51,7 @@ reg: physical base address of the PMU interrupt registers and length of
 > +- #interrupt-cells: number of cells to encode an interrupt source, shall be 1
 > +
 > +Example:
-> +	pmu_intc: pmu-interrupt-ctrl at d0050 {
+> +	pmu_intc: pmu-interrupt-ctrl@d0050 {
 > +		compatible = "marvell,dove-pmu-intc";
 > +		interrupt-controller;
 > +		#interrupt-cells = <1>;
@@ -79,7 +79,7 @@ reg: physical base address of the PMU interrupt registers and length of
 > +/*
 > + * Marvell Dove SoCs PMU IRQ chip driver.
 > + *
-> + * Andrew Lunn <andrew@lunn.ch>
+> + * Andrew Lunn <andrew-g2DYL2Zd6BY@public.gmane.org>
 > + *
 > + * This file is licensed under the terms of the GNU General Public
 > + * License version 2.  This program is licensed "as is" without any
@@ -208,3 +208,8 @@ Sebastian
 > +IRQCHIP_DECLARE(dove_pmu_intc,
 > +		"marvell,dove-pmu-intc", dove_pmu_irq_init);
 >
+
+--
+To unsubscribe from this list: send the line "unsubscribe devicetree" in
+the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N1/content_digest
index 019fd92..8c005f5 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,8 +1,18 @@
  "ref\01382201382-15551-1-git-send-email-andrew@lunn.ch\0"
- "From\0sebastian.hesselbarth@gmail.com (Sebastian Hesselbarth)\0"
- "Subject\0[PATCH v2 1/3] irqchip: irq-dove: Add PMU interrupt controller.\0"
+ "ref\01382201382-15551-1-git-send-email-andrew-g2DYL2Zd6BY@public.gmane.org\0"
+ "From\0Sebastian Hesselbarth <sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\0"
+ "Subject\0Re: [PATCH v2 1/3] irqchip: irq-dove: Add PMU interrupt controller.\0"
  "Date\0Mon, 21 Oct 2013 10:01:11 +0200\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Andrew Lunn <andrew-g2DYL2Zd6BY@public.gmane.org>"
+  tglx-hfZtesqFncYOwBW4kG4KsQ@public.gmane.org
+  Jason Cooper <jason-NLaQJdtUoK4Be96aLqz0jA@public.gmane.org>
+ " Sebastian Hesselbarth <sebastian.hesselbarth-gM/Ye1E23mwN+BqQ9rBEUg@public.gmane.org>\0"
+ "Cc\0linux ARM <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>"
+  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  pawel.moll-5wv7dgnIgG8@public.gmane.org
+  mark.rutland-5wv7dgnIgG8@public.gmane.org
+  swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org
+ " ian.campbell-Sxgqhf6Nn4DQT0dZR+AlfA@public.gmane.org\0"
  "\00:1\0"
  "b\0"
  "On 10/19/2013 06:49 PM, Andrew Lunn wrote:\n"
@@ -10,14 +20,14 @@
  "> controller. This is chained on the main interrupt controller.  Add a\n"
  "> driver, making use of generic chip where possible.\n"
  ">\n"
- "> Signed-off-by: Andrew Lunn <andrew@lunn.ch>\n"
- "> Tested-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>\n"
+ "> Signed-off-by: Andrew Lunn <andrew-g2DYL2Zd6BY@public.gmane.org>\n"
+ "> Tested-by: Sebastian Hesselbarth <sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\n"
  ">\n"
- "> cc: devicetree at vger.kernel.org\n"
- "> cc: pawel.moll at arm.com\n"
- "> cc: mark.rutland at arm.com\n"
- "> cc: swarren at wwwdotorg.org\n"
- "> cc: ian.campbell at citrix.com\n"
+ "> cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ "> cc: pawel.moll-5wv7dgnIgG8@public.gmane.org\n"
+ "> cc: mark.rutland-5wv7dgnIgG8@public.gmane.org\n"
+ "> cc: swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org\n"
+ "> cc: ian.campbell-Sxgqhf6Nn4DQT0dZR+AlfA@public.gmane.org\n"
  "> ---\n"
  ">\n"
  "> Removed an unneeded blank line\n"
@@ -58,7 +68,7 @@
  "> +- #interrupt-cells: number of cells to encode an interrupt source, shall be 1\n"
  "> +\n"
  "> +Example:\n"
- "> +\tpmu_intc: pmu-interrupt-ctrl at d0050 {\n"
+ "> +\tpmu_intc: pmu-interrupt-ctrl@d0050 {\n"
  "> +\t\tcompatible = \"marvell,dove-pmu-intc\";\n"
  "> +\t\tinterrupt-controller;\n"
  "> +\t\t#interrupt-cells = <1>;\n"
@@ -86,7 +96,7 @@
  "> +/*\n"
  "> + * Marvell Dove SoCs PMU IRQ chip driver.\n"
  "> + *\n"
- "> + * Andrew Lunn <andrew@lunn.ch>\n"
+ "> + * Andrew Lunn <andrew-g2DYL2Zd6BY@public.gmane.org>\n"
  "> + *\n"
  "> + * This file is licensed under the terms of the GNU General Public\n"
  "> + * License version 2.  This program is licensed \"as is\" without any\n"
@@ -214,6 +224,11 @@
  "> +}\n"
  "> +IRQCHIP_DECLARE(dove_pmu_intc,\n"
  "> +\t\t\"marvell,dove-pmu-intc\", dove_pmu_irq_init);\n"
- >
+ ">\n"
+ "\n"
+ "--\n"
+ "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
+ "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ More majordomo info at  http://vger.kernel.org/majordomo-info.html
 
-ef7546eeaa2036f93af960a74f57960e56a9cd6e7485a0fa69d1d1aebe1c5ff2
+e9994fa6673eb7d6cb767141d9288032f49c9deb4806967b229d6f1eca28b998

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.