All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <53153A6B.1060205@linaro.org>

diff --git a/a/1.txt b/N1/1.txt
index 64d33eb..da94c64 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -64,7 +64,7 @@ Ping...
 > +{
 > +	/* Enable coordination with firmware's _TSD info */
 > +	buf[2] |= ACPI_PDC_SMP_T_SWCOORD | ACPI_PDC_EST_CAPABILITY_SMP;
-> +	if (boot_option_idle_override == IDLE_NOMWAIT) {
+> +	if (boot_option_idle_override = IDLE_NOMWAIT) {
 > +		/*
 > +		 * If mwait is disabled for CPU C-states, the C2C3_FFH access
 > +		 * mode will be disabled in the parameter of _PDC object.
@@ -78,7 +78,7 @@ Ping...
 > --- a/arch/x86/include/asm/acpi.h
 > +++ b/arch/x86/include/asm/acpi.h
 > @@ -147,24 +147,7 @@ static inline bool arch_has_acpi_pdc(void)
->   		c->x86_vendor == X86_VENDOR_CENTAUR);
+>   		c->x86_vendor = X86_VENDOR_CENTAUR);
 >   }
 >   
 > -static inline void arch_acpi_set_pdc_bits(u32 *buf)
@@ -130,7 +130,7 @@ Ping...
 > +	if (!cpu_has(c, X86_FEATURE_MWAIT))
 > +		buf[2] &= ~(ACPI_PDC_C_C2C3_FFH);
 > +
-> +	if (boot_option_idle_override == IDLE_NOMWAIT) {
+> +	if (boot_option_idle_override = IDLE_NOMWAIT) {
 > +		/*
 > +		 * If mwait is disabled for CPU C-states, the C2C3_FFH access
 > +		 * mode will be disabled in the parameter of _PDC object.
@@ -170,7 +170,7 @@ Ping...
 >   {
 >   	acpi_status status = AE_OK;
 >   
-> -	if (boot_option_idle_override == IDLE_NOMWAIT) {
+> -	if (boot_option_idle_override = IDLE_NOMWAIT) {
 > -		/*
 > -		 * If mwait is disabled for CPU C-states, the C2C3_FFH access
 > -		 * mode will be disabled in the parameter of _PDC object.
diff --git a/a/content_digest b/N1/content_digest
index 3939326..b95972b 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,7 +1,7 @@
  "ref\01392786649-5516-1-git-send-email-hanjun.guo@linaro.org\0"
  "From\0Hanjun Guo <hanjun.guo@linaro.org>\0"
- "Subject\0Re: [RESEND][PATCH v5 2/5] ACPI / processor_core: Rework _PDC related stuff to make it more arch-independent\0"
- "Date\0Tue, 04 Mar 2014 10:28:59 +0800\0"
+ "Subject\0Re: [RESEND][PATCH v5 2/5] ACPI / processor_core: Rework _PDC related stuff to make it more arch-ind\0"
+ "Date\0Tue, 04 Mar 2014 02:28:59 +0000\0"
  "To\0Rafael J. Wysocki <rjw@rjwysocki.net>"
   Tony Luck <tony.luck@intel.com>
   Fenghua Yu <fenghua.yu@intel.com>
@@ -84,7 +84,7 @@
  "> +{\n"
  "> +\t/* Enable coordination with firmware's _TSD info */\n"
  "> +\tbuf[2] |= ACPI_PDC_SMP_T_SWCOORD | ACPI_PDC_EST_CAPABILITY_SMP;\n"
- "> +\tif (boot_option_idle_override == IDLE_NOMWAIT) {\n"
+ "> +\tif (boot_option_idle_override = IDLE_NOMWAIT) {\n"
  "> +\t\t/*\n"
  "> +\t\t * If mwait is disabled for CPU C-states, the C2C3_FFH access\n"
  "> +\t\t * mode will be disabled in the parameter of _PDC object.\n"
@@ -98,7 +98,7 @@
  "> --- a/arch/x86/include/asm/acpi.h\n"
  "> +++ b/arch/x86/include/asm/acpi.h\n"
  "> @@ -147,24 +147,7 @@ static inline bool arch_has_acpi_pdc(void)\n"
- ">   \t\tc->x86_vendor == X86_VENDOR_CENTAUR);\n"
+ ">   \t\tc->x86_vendor = X86_VENDOR_CENTAUR);\n"
  ">   }\n"
  ">   \n"
  "> -static inline void arch_acpi_set_pdc_bits(u32 *buf)\n"
@@ -150,7 +150,7 @@
  "> +\tif (!cpu_has(c, X86_FEATURE_MWAIT))\n"
  "> +\t\tbuf[2] &= ~(ACPI_PDC_C_C2C3_FFH);\n"
  "> +\n"
- "> +\tif (boot_option_idle_override == IDLE_NOMWAIT) {\n"
+ "> +\tif (boot_option_idle_override = IDLE_NOMWAIT) {\n"
  "> +\t\t/*\n"
  "> +\t\t * If mwait is disabled for CPU C-states, the C2C3_FFH access\n"
  "> +\t\t * mode will be disabled in the parameter of _PDC object.\n"
@@ -190,7 +190,7 @@
  ">   {\n"
  ">   \tacpi_status status = AE_OK;\n"
  ">   \n"
- "> -\tif (boot_option_idle_override == IDLE_NOMWAIT) {\n"
+ "> -\tif (boot_option_idle_override = IDLE_NOMWAIT) {\n"
  "> -\t\t/*\n"
  "> -\t\t * If mwait is disabled for CPU C-states, the C2C3_FFH access\n"
  "> -\t\t * mode will be disabled in the parameter of _PDC object.\n"
@@ -208,4 +208,4 @@
  ">   \n"
  ">   \tif (ACPI_FAILURE(status))"
 
-07213ee46096a16b10cd7f0edfd575dc93361ecebaaaeeacf97a703cf1b17dfd
+ff66adaba26fc3f8720030f8c7b28a29243e5f628415572db5548fbd64422ff1

diff --git a/a/1.txt b/N2/1.txt
index 64d33eb..76493f3 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -1,4 +1,4 @@
-On 2014年02月19日 13:10, Hanjun Guo wrote:
+On 2014?02?19? 13:10, Hanjun Guo wrote:
 > _PDC related stuff in processor_core.c is little bit X86/IA64
 > dependent, macros of ACPI_PDC_* are _PDC bit definitions for
 > Intel processors, if we use these macros in processor_core.c,
@@ -12,8 +12,8 @@ On 2014年02月19日 13:10, Hanjun Guo wrote:
 > Cc: Fenghua Yu <fenghua.yu@intel.com>
 > Cc: Thomas Gleixner <tglx@linutronix.de>
 > Cc: "H. Peter Anvin" <hpa@zytor.com>
-> Cc: x86@kernel.org
-> Cc: linux-ia64@vger.kernel.org
+> Cc: x86 at kernel.org
+> Cc: linux-ia64 at vger.kernel.org
 > Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org>
 > Signed-off-by: Graeme Gregory <graeme.gregory@linaro.org>
 > ---
diff --git a/a/content_digest b/N2/content_digest
index 3939326..3b1444f 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,24 +1,11 @@
  "ref\01392786649-5516-1-git-send-email-hanjun.guo@linaro.org\0"
- "From\0Hanjun Guo <hanjun.guo@linaro.org>\0"
- "Subject\0Re: [RESEND][PATCH v5 2/5] ACPI / processor_core: Rework _PDC related stuff to make it more arch-independent\0"
+ "From\0hanjun.guo@linaro.org (Hanjun Guo)\0"
+ "Subject\0[RESEND][PATCH v5 2/5] ACPI / processor_core: Rework _PDC related stuff to make it more arch-independent\0"
  "Date\0Tue, 04 Mar 2014 10:28:59 +0800\0"
- "To\0Rafael J. Wysocki <rjw@rjwysocki.net>"
-  Tony Luck <tony.luck@intel.com>
-  Fenghua Yu <fenghua.yu@intel.com>
-  Thomas Gleixner <tglx@linutronix.de>
- " H. Peter Anvin <hpa@zytor.com>\0"
- "Cc\0Lan Tianyu <tianyu.lan@intel.com>"
-  Joe Perches <joe@perches.com>
-  linux-acpi@vger.kernel.org
-  linux-arm-kernel@lists.infradead.org
-  linux-kernel@vger.kernel.org
-  linaro-acpi@lists.linaro.org
-  x86@kernel.org
-  linux-ia64@vger.kernel.org
- " Graeme Gregory <graeme.gregory@linaro.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
- "On 2014\345\271\26402\346\234\21019\346\227\245 13:10, Hanjun Guo wrote:\n"
+ "On 2014?02?19? 13:10, Hanjun Guo wrote:\n"
  "> _PDC related stuff in processor_core.c is little bit X86/IA64\n"
  "> dependent, macros of ACPI_PDC_* are _PDC bit definitions for\n"
  "> Intel processors, if we use these macros in processor_core.c,\n"
@@ -32,8 +19,8 @@
  "> Cc: Fenghua Yu <fenghua.yu@intel.com>\n"
  "> Cc: Thomas Gleixner <tglx@linutronix.de>\n"
  "> Cc: \"H. Peter Anvin\" <hpa@zytor.com>\n"
- "> Cc: x86@kernel.org\n"
- "> Cc: linux-ia64@vger.kernel.org\n"
+ "> Cc: x86 at kernel.org\n"
+ "> Cc: linux-ia64 at vger.kernel.org\n"
  "> Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org>\n"
  "> Signed-off-by: Graeme Gregory <graeme.gregory@linaro.org>\n"
  "> ---\n"
@@ -208,4 +195,4 @@
  ">   \n"
  ">   \tif (ACPI_FAILURE(status))"
 
-07213ee46096a16b10cd7f0edfd575dc93361ecebaaaeeacf97a703cf1b17dfd
+6c34ea932cecc0e6050a33fd183033a3f12cceb406256cb90044e4117ad3554f

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.