All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <532102CE.708@samsung.com>

diff --git a/a/1.txt b/N1/1.txt
index aa81a1d..91d2a48 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -627,42 +627,42 @@ On 03/13/2014 12:16 AM, Rahul Sharma wrote:
 > +		#address-cells = <1>;
 > +		#size-cells = <0>;
 > +
-> +		cpu@0 {
+> +		cpu at 0 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a15";
 > +			reg = <0x0>;
 > +			cci-control-port = <&cci_control1>;
 > +		};
 > +
-> +		cpu@1 {
+> +		cpu at 1 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a15";
 > +			reg = <0x1>;
 > +			cci-control-port = <&cci_control1>;
 > +		};
 > +
-> +		cpu@100 {
+> +		cpu at 100 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a7";
 > +			reg = <0x100>;
 > +			cci-control-port = <&cci_control0>;
 > +		};
 > +
-> +		cpu@101 {
+> +		cpu at 101 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a7";
 > +			reg = <0x101>;
 > +			cci-control-port = <&cci_control0>;
 > +		};
 > +
-> +		cpu@102 {
+> +		cpu at 102 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a7";
 > +			reg = <0x102>;
 > +			cci-control-port = <&cci_control0>;
 > +		};
 > +
-> +		cpu@103 {
+> +		cpu at 103 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a7";
 > +			reg = <0x103>;
@@ -676,79 +676,79 @@ On 03/13/2014 12:16 AM, Rahul Sharma wrote:
 > +		#size-cells = <1>;
 > +		ranges;
 > +
-> +		clock_top: clock-controller@10010000 {
+> +		clock_top: clock-controller at 10010000 {
 > +			compatible = "samsung,exynos5260-clock-top";
 > +			reg = <0x10010000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_peri: clock-controller@10200000 {
+> +		clock_peri: clock-controller at 10200000 {
 > +			compatible = "samsung,exynos5260-clock-peri";
 > +			reg = <0x10200000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_egl: clock-controller@10600000 {
+> +		clock_egl: clock-controller at 10600000 {
 > +			compatible = "samsung,exynos5260-clock-egl";
 > +			reg = <0x10600000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_kfc: clock-controller@10700000 {
+> +		clock_kfc: clock-controller at 10700000 {
 > +			compatible = "samsung,exynos5260-clock-kfc";
 > +			reg = <0x10700000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_g2d: clock-controller@10A00000 {
+> +		clock_g2d: clock-controller at 10A00000 {
 > +			compatible = "samsung,exynos5260-clock-g2d";
 > +			reg = <0x10A00000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_mif: clock-controller@10CE0000 {
+> +		clock_mif: clock-controller at 10CE0000 {
 > +			compatible = "samsung,exynos5260-clock-mif";
 > +			reg = <0x10CE0000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_mfc: clock-controller@11090000 {
+> +		clock_mfc: clock-controller at 11090000 {
 > +			compatible = "samsung,exynos5260-clock-mfc";
 > +			reg = <0x11090000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_g3d: clock-controller@11830000 {
+> +		clock_g3d: clock-controller at 11830000 {
 > +			compatible = "samsung,exynos5260-clock-g3d";
 > +			reg = <0x11830000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_fsys: clock-controller@122E0000 {
+> +		clock_fsys: clock-controller at 122E0000 {
 > +			compatible = "samsung,exynos5260-clock-fsys";
 > +			reg = <0x122E0000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_aud: clock-controller@128C0000 {
+> +		clock_aud: clock-controller at 128C0000 {
 > +			compatible = "samsung,exynos5260-clock-aud";
 > +			reg = <0x128C0000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_isp: clock-controller@133C0000 {
+> +		clock_isp: clock-controller at 133C0000 {
 > +			compatible = "samsung,exynos5260-clock-isp";
 > +			reg = <0x133C0000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_gscl: clock-controller@13F00000 {
+> +		clock_gscl: clock-controller at 13F00000 {
 > +			compatible = "samsung,exynos5260-clock-gscl";
 > +			reg = <0x13F00000 0x10000>;
 > +			#clock-cells = <1>;
 > +		};
 > +
-> +		clock_disp: clock-controller@14550000 {
+> +		clock_disp: clock-controller at 14550000 {
 > +			compatible = "samsung,exynos5260-clock-disp";
 > +			reg = <0x14550000 0x10000>;
 > +			#clock-cells = <1>;
@@ -855,7 +855,7 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			};
 > +		};
 > +
-> +		gic: interrupt-controller@10481000 {
+> +		gic: interrupt-controller at 10481000 {
 > +			compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
 > +			#interrupt-cells = <3>;
 > +			#address-cells = <0>;
@@ -868,12 +868,12 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			interrupts = <1 9 0xf04>;
 > +		};
 > +
-> +		chipid: chipid@10000000 {
+> +		chipid: chipid at 10000000 {
 > +			compatible = "samsung,exynos4210-chipid";
 > +			reg = <0x10000000 0x100>;
 > +		};
 > +
-> +		mct: mct@100B0000 {
+> +		mct: mct at 100B0000 {
 > +			compatible = "samsung,exynos4210-mct";
 > +			reg = <0x100B0000 0x1000>;
 > +			clocks = <&fin_pll>, <&clock_peri PERI_CLK_MCT>;
@@ -884,27 +884,27 @@ Also all these fixed-clock are missing #clock-cells property.
 > +					<0 127 0>, <0 128 0>, <0 129 0>;
 > +		};
 > +
-> +		cci: cci@10F00000 {
+> +		cci: cci at 10F00000 {
 > +			compatible = "arm,cci-400";
 > +			#address-cells = <1>;
 > +			#size-cells = <1>;
 > +			reg = <0x10F00000 0x1000>;
 > +			ranges = <0x0 0x10F00000 0x6000>;
 > +
-> +			cci_control0: slave-if@4000 {
+> +			cci_control0: slave-if at 4000 {
 > +				compatible = "arm,cci-400-ctrl-if";
 > +				interface-type = "ace";
 > +				reg = <0x4000 0x1000>;
 > +			};
 > +
-> +			cci_control1: slave-if@5000 {
+> +			cci_control1: slave-if at 5000 {
 > +				compatible = "arm,cci-400-ctrl-if";
 > +				interface-type = "ace";
 > +				reg = <0x5000 0x1000>;
 > +			};
 > +		};
 > +
-> +		pinctrl_0: pinctrl@11600000 {
+> +		pinctrl_0: pinctrl at 11600000 {
 > +			compatible = "samsung,exynos5260-pinctrl";
 > +			reg = <0x11600000 0x1000>;
 > +			interrupts = <0 79 0>;
@@ -916,19 +916,19 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			};
 > +		};
 > +
-> +		pinctrl_1: pinctrl@12290000 {
+> +		pinctrl_1: pinctrl at 12290000 {
 > +			compatible = "samsung,exynos5260-pinctrl";
 > +			reg = <0x12290000 0x1000>;
 > +			interrupts = <0 157 0>;
 > +		};
 > +
-> +		pinctrl_2: pinctrl@128B0000 {
+> +		pinctrl_2: pinctrl at 128B0000 {
 > +			compatible = "samsung,exynos5260-pinctrl";
 > +			reg = <0x128B0000 0x1000>;
 > +			interrupts = <0 243 0>;
 > +		};
 > +
-> +		uart0: serial@12C00000 {
+> +		uart0: serial at 12C00000 {
 > +			compatible = "samsung,exynos4210-uart";
 > +			reg = <0x12C00000 0x100>;
 > +			interrupts = <0 146 0>;
@@ -937,7 +937,7 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			status = "disabled";
 > +		};
 > +
-> +		uart1: serial@12C10000 {
+> +		uart1: serial at 12C10000 {
 > +			compatible = "samsung,exynos4210-uart";
 > +			reg = <0x12C10000 0x100>;
 > +			interrupts = <0 147 0>;
@@ -946,7 +946,7 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			status = "disabled";
 > +		};
 > +
-> +		uart2: serial@12C20000 {
+> +		uart2: serial at 12C20000 {
 > +			compatible = "samsung,exynos4210-uart";
 > +			reg = <0x12C20000 0x100>;
 > +			interrupts = <0 148 0>;
@@ -955,7 +955,7 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			status = "disabled";
 > +		};
 > +
-> +		uart3: serial@12860000 {
+> +		uart3: serial at 12860000 {
 > +			compatible = "samsung,exynos4210-uart";
 > +			reg = <0x12860000 0x100>;
 > +			interrupts = <0 145 0>;
@@ -964,7 +964,7 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			status = "disabled";
 > +		};
 > +
-> +		mmc_0: mmc0@12140000 {
+> +		mmc_0: mmc0 at 12140000 {
 > +			compatible = "samsung,exynos5250-dw-mshc";
 > +			reg = <0x12140000 0x2000>;
 > +			interrupts = <0 156 0>;
@@ -976,7 +976,7 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			status = "disabled";
 > +		};
 > +
-> +		mmc_1: mmc1@12150000 {
+> +		mmc_1: mmc1 at 12150000 {
 > +			compatible = "samsung,exynos5250-dw-mshc";
 > +			reg = <0x12150000 0x2000>;
 > +			interrupts = <0 158 0>;
@@ -988,7 +988,7 @@ Also all these fixed-clock are missing #clock-cells property.
 > +			status = "disabled";
 > +		};
 > +
-> +		mmc_2: mmc2@12160000 {
+> +		mmc_2: mmc2 at 12160000 {
 > +			compatible = "samsung,exynos5250-dw-mshc";
 > +			reg = <0x12160000 0x2000>;
 > +			interrupts = <0 159 0>;
diff --git a/a/content_digest b/N1/content_digest
index 82bcb13..d0fc2ae 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,17 +1,9 @@
  "ref\01394637394-3960-1-git-send-email-rahul.sharma@samsung.com\0"
  "ref\01394637394-3960-3-git-send-email-rahul.sharma@samsung.com\0"
- "From\0Pankaj Dubey <pankaj.dubey@samsung.com>\0"
- "Subject\0Re: [PATCH v5 2/3] ARM: dts: add dts files for exynos5260 SoC\0"
+ "From\0pankaj.dubey@samsung.com (Pankaj Dubey)\0"
+ "Subject\0[PATCH v5 2/3] ARM: dts: add dts files for exynos5260 SoC\0"
  "Date\0Thu, 13 Mar 2014 09:58:54 +0900\0"
- "To\0Rahul Sharma <rahul.sharma@samsung.com>\0"
- "Cc\0linux-samsung-soc@vger.kernel.org"
-  devicetree@vger.kernel.org
-  linux-arm-kernel@lists.infradead.org
-  kgene.kim@samsung.com
-  tomasz.figa@gmail.com
-  joshi@samsung.com
-  r.sh.open@gmail.com
- " Arun Kumar K <arun.kk@samsung.com>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 03/13/2014 12:16 AM, Rahul Sharma wrote:\n"
@@ -643,42 +635,42 @@
  "> +\t\t#address-cells = <1>;\n"
  "> +\t\t#size-cells = <0>;\n"
  "> +\n"
- "> +\t\tcpu@0 {\n"
+ "> +\t\tcpu at 0 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a15\";\n"
  "> +\t\t\treg = <0x0>;\n"
  "> +\t\t\tcci-control-port = <&cci_control1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu@1 {\n"
+ "> +\t\tcpu at 1 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a15\";\n"
  "> +\t\t\treg = <0x1>;\n"
  "> +\t\t\tcci-control-port = <&cci_control1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu@100 {\n"
+ "> +\t\tcpu at 100 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a7\";\n"
  "> +\t\t\treg = <0x100>;\n"
  "> +\t\t\tcci-control-port = <&cci_control0>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu@101 {\n"
+ "> +\t\tcpu at 101 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a7\";\n"
  "> +\t\t\treg = <0x101>;\n"
  "> +\t\t\tcci-control-port = <&cci_control0>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu@102 {\n"
+ "> +\t\tcpu at 102 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a7\";\n"
  "> +\t\t\treg = <0x102>;\n"
  "> +\t\t\tcci-control-port = <&cci_control0>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu@103 {\n"
+ "> +\t\tcpu at 103 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a7\";\n"
  "> +\t\t\treg = <0x103>;\n"
@@ -692,79 +684,79 @@
  "> +\t\t#size-cells = <1>;\n"
  "> +\t\tranges;\n"
  "> +\n"
- "> +\t\tclock_top: clock-controller@10010000 {\n"
+ "> +\t\tclock_top: clock-controller at 10010000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-top\";\n"
  "> +\t\t\treg = <0x10010000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_peri: clock-controller@10200000 {\n"
+ "> +\t\tclock_peri: clock-controller at 10200000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-peri\";\n"
  "> +\t\t\treg = <0x10200000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_egl: clock-controller@10600000 {\n"
+ "> +\t\tclock_egl: clock-controller at 10600000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-egl\";\n"
  "> +\t\t\treg = <0x10600000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_kfc: clock-controller@10700000 {\n"
+ "> +\t\tclock_kfc: clock-controller at 10700000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-kfc\";\n"
  "> +\t\t\treg = <0x10700000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_g2d: clock-controller@10A00000 {\n"
+ "> +\t\tclock_g2d: clock-controller at 10A00000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-g2d\";\n"
  "> +\t\t\treg = <0x10A00000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_mif: clock-controller@10CE0000 {\n"
+ "> +\t\tclock_mif: clock-controller at 10CE0000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-mif\";\n"
  "> +\t\t\treg = <0x10CE0000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_mfc: clock-controller@11090000 {\n"
+ "> +\t\tclock_mfc: clock-controller at 11090000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-mfc\";\n"
  "> +\t\t\treg = <0x11090000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_g3d: clock-controller@11830000 {\n"
+ "> +\t\tclock_g3d: clock-controller at 11830000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-g3d\";\n"
  "> +\t\t\treg = <0x11830000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_fsys: clock-controller@122E0000 {\n"
+ "> +\t\tclock_fsys: clock-controller at 122E0000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-fsys\";\n"
  "> +\t\t\treg = <0x122E0000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_aud: clock-controller@128C0000 {\n"
+ "> +\t\tclock_aud: clock-controller at 128C0000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-aud\";\n"
  "> +\t\t\treg = <0x128C0000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_isp: clock-controller@133C0000 {\n"
+ "> +\t\tclock_isp: clock-controller at 133C0000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-isp\";\n"
  "> +\t\t\treg = <0x133C0000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_gscl: clock-controller@13F00000 {\n"
+ "> +\t\tclock_gscl: clock-controller at 13F00000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-gscl\";\n"
  "> +\t\t\treg = <0x13F00000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tclock_disp: clock-controller@14550000 {\n"
+ "> +\t\tclock_disp: clock-controller at 14550000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-clock-disp\";\n"
  "> +\t\t\treg = <0x14550000 0x10000>;\n"
  "> +\t\t\t#clock-cells = <1>;\n"
@@ -871,7 +863,7 @@
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgic: interrupt-controller@10481000 {\n"
+ "> +\t\tgic: interrupt-controller at 10481000 {\n"
  "> +\t\t\tcompatible = \"arm,cortex-a15-gic\", \"arm,cortex-a9-gic\";\n"
  "> +\t\t\t#interrupt-cells = <3>;\n"
  "> +\t\t\t#address-cells = <0>;\n"
@@ -884,12 +876,12 @@
  "> +\t\t\tinterrupts = <1 9 0xf04>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tchipid: chipid@10000000 {\n"
+ "> +\t\tchipid: chipid at 10000000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos4210-chipid\";\n"
  "> +\t\t\treg = <0x10000000 0x100>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmct: mct@100B0000 {\n"
+ "> +\t\tmct: mct at 100B0000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos4210-mct\";\n"
  "> +\t\t\treg = <0x100B0000 0x1000>;\n"
  "> +\t\t\tclocks = <&fin_pll>, <&clock_peri PERI_CLK_MCT>;\n"
@@ -900,27 +892,27 @@
  "> +\t\t\t\t\t<0 127 0>, <0 128 0>, <0 129 0>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcci: cci@10F00000 {\n"
+ "> +\t\tcci: cci at 10F00000 {\n"
  "> +\t\t\tcompatible = \"arm,cci-400\";\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <1>;\n"
  "> +\t\t\treg = <0x10F00000 0x1000>;\n"
  "> +\t\t\tranges = <0x0 0x10F00000 0x6000>;\n"
  "> +\n"
- "> +\t\t\tcci_control0: slave-if@4000 {\n"
+ "> +\t\t\tcci_control0: slave-if at 4000 {\n"
  "> +\t\t\t\tcompatible = \"arm,cci-400-ctrl-if\";\n"
  "> +\t\t\t\tinterface-type = \"ace\";\n"
  "> +\t\t\t\treg = <0x4000 0x1000>;\n"
  "> +\t\t\t};\n"
  "> +\n"
- "> +\t\t\tcci_control1: slave-if@5000 {\n"
+ "> +\t\t\tcci_control1: slave-if at 5000 {\n"
  "> +\t\t\t\tcompatible = \"arm,cci-400-ctrl-if\";\n"
  "> +\t\t\t\tinterface-type = \"ace\";\n"
  "> +\t\t\t\treg = <0x5000 0x1000>;\n"
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tpinctrl_0: pinctrl@11600000 {\n"
+ "> +\t\tpinctrl_0: pinctrl at 11600000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-pinctrl\";\n"
  "> +\t\t\treg = <0x11600000 0x1000>;\n"
  "> +\t\t\tinterrupts = <0 79 0>;\n"
@@ -932,19 +924,19 @@
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tpinctrl_1: pinctrl@12290000 {\n"
+ "> +\t\tpinctrl_1: pinctrl at 12290000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-pinctrl\";\n"
  "> +\t\t\treg = <0x12290000 0x1000>;\n"
  "> +\t\t\tinterrupts = <0 157 0>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tpinctrl_2: pinctrl@128B0000 {\n"
+ "> +\t\tpinctrl_2: pinctrl at 128B0000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5260-pinctrl\";\n"
  "> +\t\t\treg = <0x128B0000 0x1000>;\n"
  "> +\t\t\tinterrupts = <0 243 0>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tuart0: serial@12C00000 {\n"
+ "> +\t\tuart0: serial at 12C00000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos4210-uart\";\n"
  "> +\t\t\treg = <0x12C00000 0x100>;\n"
  "> +\t\t\tinterrupts = <0 146 0>;\n"
@@ -953,7 +945,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tuart1: serial@12C10000 {\n"
+ "> +\t\tuart1: serial at 12C10000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos4210-uart\";\n"
  "> +\t\t\treg = <0x12C10000 0x100>;\n"
  "> +\t\t\tinterrupts = <0 147 0>;\n"
@@ -962,7 +954,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tuart2: serial@12C20000 {\n"
+ "> +\t\tuart2: serial at 12C20000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos4210-uart\";\n"
  "> +\t\t\treg = <0x12C20000 0x100>;\n"
  "> +\t\t\tinterrupts = <0 148 0>;\n"
@@ -971,7 +963,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tuart3: serial@12860000 {\n"
+ "> +\t\tuart3: serial at 12860000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos4210-uart\";\n"
  "> +\t\t\treg = <0x12860000 0x100>;\n"
  "> +\t\t\tinterrupts = <0 145 0>;\n"
@@ -980,7 +972,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmmc_0: mmc0@12140000 {\n"
+ "> +\t\tmmc_0: mmc0 at 12140000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5250-dw-mshc\";\n"
  "> +\t\t\treg = <0x12140000 0x2000>;\n"
  "> +\t\t\tinterrupts = <0 156 0>;\n"
@@ -992,7 +984,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmmc_1: mmc1@12150000 {\n"
+ "> +\t\tmmc_1: mmc1 at 12150000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5250-dw-mshc\";\n"
  "> +\t\t\treg = <0x12150000 0x2000>;\n"
  "> +\t\t\tinterrupts = <0 158 0>;\n"
@@ -1004,7 +996,7 @@
  "> +\t\t\tstatus = \"disabled\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tmmc_2: mmc2@12160000 {\n"
+ "> +\t\tmmc_2: mmc2 at 12160000 {\n"
  "> +\t\t\tcompatible = \"samsung,exynos5250-dw-mshc\";\n"
  "> +\t\t\treg = <0x12160000 0x2000>;\n"
  "> +\t\t\tinterrupts = <0 159 0>;\n"
@@ -1025,4 +1017,4 @@
  "Best Regards,\n"
  Pankaj Dubey
 
-2128d4a6b34cabe338a2e3f42e177914197e62ff25c8c1b7f7c08cf0038142af
+9ac684faefaebc4d9bf631d0c9181d181088a70dcb563e5c2093b24902d75320

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.