All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <53662673.7000709@hisilicon.com>

diff --git a/a/1.txt b/N1/1.txt
index 4378cbb..4b74170 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -4,7 +4,7 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 > The gpio controllers are compatible with the snps,dw-apb-gpio
 > driver. This patch add the corresponding device tree nodes.
 > 
-> Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com>
+> Signed-off-by: Zhou Wang <wangzhou1-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>
 > ---
 >  arch/arm/boot/dts/hip04.dtsi |   76 ++++++++++++++++++++++++++++++++++++++++++
 >  1 file changed, 76 insertions(+)
@@ -18,13 +18,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 >  			status = "disabled";
 >  		};
 > +
-> +		gpio at 4003000 {
+> +		gpio@4003000 {
 > +			#address-cells = <1>;
 > +			#size-cells = <0>;
 > +			compatible = "snps,dw-apb-gpio";
 > +			reg = <0x4003000 0x1000>;
 > +
-> +			gpio3: gpio-controller at 0 {
+> +			gpio3: gpio-controller@0 {
 > +				compatible = "snps,dw-apb-gpio-port";
 > +				gpio-controller;
 > +				#gpio-cells = <2>;
@@ -37,13 +37,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 > +			};
 > +		};
 > +
-> +		gpio at 4002000 {
+> +		gpio@4002000 {
 > + 			#address-cells = <1>;
 > + 			#size-cells = <0>;
 > + 			compatible = "snps,dw-apb-gpio";
 > + 			reg = <0x4002000 0x1000>;
 > +
-> + 			gpio2: gpio-controller at 0 {
+> + 			gpio2: gpio-controller@0 {
 > + 				compatible = "snps,dw-apb-gpio-port";
 > + 				gpio-controller;
 > + 				#gpio-cells = <2>;
@@ -56,13 +56,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 > + 			};
 > + 		};
 > +
-> +		gpio at 4001000 {
+> +		gpio@4001000 {
 > +			#address-cells = <1>;
 > +			#size-cells = <0>;
 > +			compatible = "snps,dw-apb-gpio";
 > +			reg = <0x4001000 0x1000>;
 > +
-> +			gpio1: gpio-controller at 0 {
+> +			gpio1: gpio-controller@0 {
 > +				compatible = "snps,dw-apb-gpio-port";
 > +				gpio-controller;
 > +				#gpio-cells = <2>;
@@ -75,13 +75,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 > +			};
 > +		};
 > +
-> +		gpio at 4000000 {
+> +		gpio@4000000 {
 > +			#address-cells = <1>;
 > +			#size-cells = <0>;
 > +			compatible = "snps,dw-apb-gpio";
 > +			reg = <0x4000000 0x1000>;
 > +
-> +			gpio0: gpio-controller at 0 {
+> +			gpio0: gpio-controller@0 {
 > +				compatible = "snps,dw-apb-gpio-port";
 > +				gpio-controller;
 > +				#gpio-cells = <2>;
@@ -103,3 +103,8 @@ Hi haojian
 
 Best regards
 Zhou Wang
+
+--
+To unsubscribe from this list: send the line "unsubscribe devicetree" in
+the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N1/content_digest
index cef6a1a..7bb9483 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,8 +1,19 @@
  "ref\05357A947.2010506@hisilicon.com\0"
- "From\0wangzhou1@hisilicon.com (Zhou Wang)\0"
- "Subject\0[PATCH 2/2] ARM: dts: hip04: add gpio pieces\0"
+ "ref\05357A947.2010506-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org\0"
+ "From\0Zhou Wang <wangzhou1-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>\0"
+ "Subject\0Re: [PATCH 2/2] ARM: dts: hip04: add gpio pieces\0"
  "Date\0Sun, 4 May 2014 19:37:23 +0800\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org"
+  pawel.moll-5wv7dgnIgG8@public.gmane.org
+  mark.rutland-5wv7dgnIgG8@public.gmane.org
+  ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org
+  galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org
+  linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org
+  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
+ " linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "Cc\0haojian.zhuang-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org"
+ " xuwei5-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org\0"
  "\00:1\0"
  "b\0"
  "On 2014/4/23 19:51, Zhou Wang wrote:\n"
@@ -11,7 +22,7 @@
  "> The gpio controllers are compatible with the snps,dw-apb-gpio\n"
  "> driver. This patch add the corresponding device tree nodes.\n"
  "> \n"
- "> Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com>\n"
+ "> Signed-off-by: Zhou Wang <wangzhou1-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>\n"
  "> ---\n"
  ">  arch/arm/boot/dts/hip04.dtsi |   76 ++++++++++++++++++++++++++++++++++++++++++\n"
  ">  1 file changed, 76 insertions(+)\n"
@@ -25,13 +36,13 @@
  ">  \t\t\tstatus = \"disabled\";\n"
  ">  \t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4003000 {\n"
+ "> +\t\tgpio@4003000 {\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <0>;\n"
  "> +\t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> +\t\t\treg = <0x4003000 0x1000>;\n"
  "> +\n"
- "> +\t\t\tgpio3: gpio-controller at 0 {\n"
+ "> +\t\t\tgpio3: gpio-controller@0 {\n"
  "> +\t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> +\t\t\t\tgpio-controller;\n"
  "> +\t\t\t\t#gpio-cells = <2>;\n"
@@ -44,13 +55,13 @@
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4002000 {\n"
+ "> +\t\tgpio@4002000 {\n"
  "> + \t\t\t#address-cells = <1>;\n"
  "> + \t\t\t#size-cells = <0>;\n"
  "> + \t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> + \t\t\treg = <0x4002000 0x1000>;\n"
  "> +\n"
- "> + \t\t\tgpio2: gpio-controller at 0 {\n"
+ "> + \t\t\tgpio2: gpio-controller@0 {\n"
  "> + \t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> + \t\t\t\tgpio-controller;\n"
  "> + \t\t\t\t#gpio-cells = <2>;\n"
@@ -63,13 +74,13 @@
  "> + \t\t\t};\n"
  "> + \t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4001000 {\n"
+ "> +\t\tgpio@4001000 {\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <0>;\n"
  "> +\t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> +\t\t\treg = <0x4001000 0x1000>;\n"
  "> +\n"
- "> +\t\t\tgpio1: gpio-controller at 0 {\n"
+ "> +\t\t\tgpio1: gpio-controller@0 {\n"
  "> +\t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> +\t\t\t\tgpio-controller;\n"
  "> +\t\t\t\t#gpio-cells = <2>;\n"
@@ -82,13 +93,13 @@
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4000000 {\n"
+ "> +\t\tgpio@4000000 {\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <0>;\n"
  "> +\t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> +\t\t\treg = <0x4000000 0x1000>;\n"
  "> +\n"
- "> +\t\t\tgpio0: gpio-controller at 0 {\n"
+ "> +\t\t\tgpio0: gpio-controller@0 {\n"
  "> +\t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> +\t\t\t\tgpio-controller;\n"
  "> +\t\t\t\t#gpio-cells = <2>;\n"
@@ -109,6 +120,11 @@
  " Are the gpio nodes OK for hip04.dtsi?\n"
  "\n"
  "Best regards\n"
- Zhou Wang
+ "Zhou Wang\n"
+ "\n"
+ "--\n"
+ "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
+ "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ More majordomo info at  http://vger.kernel.org/majordomo-info.html
 
-7e514566e56ddef2d4a8cf6f5718f0063acb881bfa69a42e5fc7908dacb3303b
+1af7f95411cf6065783869d2dbd5e8964ad097df8052d80afd719d51718ca7e7

diff --git a/a/1.txt b/N2/1.txt
index 4378cbb..10988e6 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -18,13 +18,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 >  			status = "disabled";
 >  		};
 > +
-> +		gpio at 4003000 {
+> +		gpio@4003000 {
 > +			#address-cells = <1>;
 > +			#size-cells = <0>;
 > +			compatible = "snps,dw-apb-gpio";
 > +			reg = <0x4003000 0x1000>;
 > +
-> +			gpio3: gpio-controller at 0 {
+> +			gpio3: gpio-controller@0 {
 > +				compatible = "snps,dw-apb-gpio-port";
 > +				gpio-controller;
 > +				#gpio-cells = <2>;
@@ -37,13 +37,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 > +			};
 > +		};
 > +
-> +		gpio at 4002000 {
+> +		gpio@4002000 {
 > + 			#address-cells = <1>;
 > + 			#size-cells = <0>;
 > + 			compatible = "snps,dw-apb-gpio";
 > + 			reg = <0x4002000 0x1000>;
 > +
-> + 			gpio2: gpio-controller at 0 {
+> + 			gpio2: gpio-controller@0 {
 > + 				compatible = "snps,dw-apb-gpio-port";
 > + 				gpio-controller;
 > + 				#gpio-cells = <2>;
@@ -56,13 +56,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 > + 			};
 > + 		};
 > +
-> +		gpio at 4001000 {
+> +		gpio@4001000 {
 > +			#address-cells = <1>;
 > +			#size-cells = <0>;
 > +			compatible = "snps,dw-apb-gpio";
 > +			reg = <0x4001000 0x1000>;
 > +
-> +			gpio1: gpio-controller at 0 {
+> +			gpio1: gpio-controller@0 {
 > +				compatible = "snps,dw-apb-gpio-port";
 > +				gpio-controller;
 > +				#gpio-cells = <2>;
@@ -75,13 +75,13 @@ On 2014/4/23 19:51, Zhou Wang wrote:
 > +			};
 > +		};
 > +
-> +		gpio at 4000000 {
+> +		gpio@4000000 {
 > +			#address-cells = <1>;
 > +			#size-cells = <0>;
 > +			compatible = "snps,dw-apb-gpio";
 > +			reg = <0x4000000 0x1000>;
 > +
-> +			gpio0: gpio-controller at 0 {
+> +			gpio0: gpio-controller@0 {
 > +				compatible = "snps,dw-apb-gpio-port";
 > +				gpio-controller;
 > +				#gpio-cells = <2>;
diff --git a/a/content_digest b/N2/content_digest
index cef6a1a..f244aa6 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,8 +1,18 @@
  "ref\05357A947.2010506@hisilicon.com\0"
- "From\0wangzhou1@hisilicon.com (Zhou Wang)\0"
- "Subject\0[PATCH 2/2] ARM: dts: hip04: add gpio pieces\0"
+ "From\0Zhou Wang <wangzhou1@hisilicon.com>\0"
+ "Subject\0Re: [PATCH 2/2] ARM: dts: hip04: add gpio pieces\0"
  "Date\0Sun, 4 May 2014 19:37:23 +0800\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0<robh+dt@kernel.org>"
+  <pawel.moll@arm.com>
+  <mark.rutland@arm.com>
+  <ijc+devicetree@hellion.org.uk>
+  <galak@codeaurora.org>
+  <linux@arm.linux.org.uk>
+  <devicetree@vger.kernel.org>
+  <linux-arm-kernel@lists.infradead.org>
+ " <linux-kernel@vger.kernel.org>\0"
+ "Cc\0<haojian.zhuang@linaro.org>"
+ " <xuwei5@hisilicon.com>\0"
  "\00:1\0"
  "b\0"
  "On 2014/4/23 19:51, Zhou Wang wrote:\n"
@@ -25,13 +35,13 @@
  ">  \t\t\tstatus = \"disabled\";\n"
  ">  \t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4003000 {\n"
+ "> +\t\tgpio@4003000 {\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <0>;\n"
  "> +\t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> +\t\t\treg = <0x4003000 0x1000>;\n"
  "> +\n"
- "> +\t\t\tgpio3: gpio-controller at 0 {\n"
+ "> +\t\t\tgpio3: gpio-controller@0 {\n"
  "> +\t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> +\t\t\t\tgpio-controller;\n"
  "> +\t\t\t\t#gpio-cells = <2>;\n"
@@ -44,13 +54,13 @@
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4002000 {\n"
+ "> +\t\tgpio@4002000 {\n"
  "> + \t\t\t#address-cells = <1>;\n"
  "> + \t\t\t#size-cells = <0>;\n"
  "> + \t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> + \t\t\treg = <0x4002000 0x1000>;\n"
  "> +\n"
- "> + \t\t\tgpio2: gpio-controller at 0 {\n"
+ "> + \t\t\tgpio2: gpio-controller@0 {\n"
  "> + \t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> + \t\t\t\tgpio-controller;\n"
  "> + \t\t\t\t#gpio-cells = <2>;\n"
@@ -63,13 +73,13 @@
  "> + \t\t\t};\n"
  "> + \t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4001000 {\n"
+ "> +\t\tgpio@4001000 {\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <0>;\n"
  "> +\t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> +\t\t\treg = <0x4001000 0x1000>;\n"
  "> +\n"
- "> +\t\t\tgpio1: gpio-controller at 0 {\n"
+ "> +\t\t\tgpio1: gpio-controller@0 {\n"
  "> +\t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> +\t\t\t\tgpio-controller;\n"
  "> +\t\t\t\t#gpio-cells = <2>;\n"
@@ -82,13 +92,13 @@
  "> +\t\t\t};\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgpio at 4000000 {\n"
+ "> +\t\tgpio@4000000 {\n"
  "> +\t\t\t#address-cells = <1>;\n"
  "> +\t\t\t#size-cells = <0>;\n"
  "> +\t\t\tcompatible = \"snps,dw-apb-gpio\";\n"
  "> +\t\t\treg = <0x4000000 0x1000>;\n"
  "> +\n"
- "> +\t\t\tgpio0: gpio-controller at 0 {\n"
+ "> +\t\t\tgpio0: gpio-controller@0 {\n"
  "> +\t\t\t\tcompatible = \"snps,dw-apb-gpio-port\";\n"
  "> +\t\t\t\tgpio-controller;\n"
  "> +\t\t\t\t#gpio-cells = <2>;\n"
@@ -111,4 +121,4 @@
  "Best regards\n"
  Zhou Wang
 
-7e514566e56ddef2d4a8cf6f5718f0063acb881bfa69a42e5fc7908dacb3303b
+bd7c6109869450e9212620446182c43b45baef9d47247d0a1b0b34b31ab31162

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.