From mboxrd@z Thu Jan 1 00:00:00 1970 From: Seung-Woo Kim Subject: Re: [PATCH 2/4] drm/exynos/mixer: use MXR_GRP_SXY_SY Date: Thu, 08 May 2014 13:33:04 +0900 Message-ID: <536B0900.10204@samsung.com> References: <1399217181-26442-1-git-send-email-djkurtz@chromium.org> <1399217181-26442-3-git-send-email-djkurtz@chromium.org> <5369C13C.3080506@samsung.com> Reply-To: sw0312.kim@samsung.com Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-reply-to: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Daniel Kurtz Cc: Kukjin Kim , Seung-Woo Kim , "linux-kernel@vger.kernel.org" , dri-devel , Kyungmin Park , linux-samsung-soc , =?UTF-8?B?U3TDqXBoYW5lIE1hcmNoZXNpbg==?= , "linux-arm-kernel@lists.infradead.org" List-Id: linux-samsung-soc@vger.kernel.org SGVsbG8gRGFuaWVsLAoKT24gMjAxNOuFhCAwNeyblCAwN+ydvCAyMzoxNCwgRGFuaWVsIEt1cnR6 IHdyb3RlOgo+IE9uIFdlZCwgTWF5IDcsIDIwMTQgYXQgMToxNCBQTSwgU2V1bmctV29vIEtpbSA8 c3cwMzEyLmtpbUBzYW1zdW5nLmNvbT4gd3JvdGU6Cj4+IEhpIERhbmllbCwKPj4KPj4gT24gMjAx NOuFhCAwNeyblCAwNeydvCAwMDoyNiwgRGFuaWVsIEt1cnR6IHdyb3RlOgo+Pj4gTWl4ZXIgaGFy ZHdhcmUgc3VwcG9ydHMgb2Zmc2V0dGluZyBkbWEgZnJvbSBzdGFydCBvZiBzb3VyY2UgYnVmZmVy IHVzaW5nCj4+PiB0aGUgTVhSX0dSUF9TWFkgcmVnaXN0ZXIuCj4+Pgo+Pj4gU2lnbmVkLW9mZi1i eTogRGFuaWVsIEt1cnR6IDxkamt1cnR6QGNocm9taXVtLm9yZz4KPj4+IC0tLQo+Pj4gIGRyaXZl cnMvZ3B1L2RybS9leHlub3MvZXh5bm9zX21peGVyLmMgfCA4ICsrKy0tLS0tCj4+PiAgMSBmaWxl IGNoYW5nZWQsIDMgaW5zZXJ0aW9ucygrKSwgNSBkZWxldGlvbnMoLSkKPj4+Cj4+PiBkaWZmIC0t Z2l0IGEvZHJpdmVycy9ncHUvZHJtL2V4eW5vcy9leHlub3NfbWl4ZXIuYyBiL2RyaXZlcnMvZ3B1 L2RybS9leHlub3MvZXh5bm9zX21peGVyLmMKPj4+IGluZGV4IDQ3NWViNDkuLjQwY2YzOWIgMTAw NjQ0Cj4+PiAtLS0gYS9kcml2ZXJzL2dwdS9kcm0vZXh5bm9zL2V4eW5vc19taXhlci5jCj4+PiAr KysgYi9kcml2ZXJzL2dwdS9kcm0vZXh5bm9zL2V4eW5vc19taXhlci5jCj4+PiBAQCAtNTI5LDEz ICs1MjksMTEgQEAgc3RhdGljIHZvaWQgbWl4ZXJfZ3JhcGhfYnVmZmVyKHN0cnVjdCBtaXhlcl9j b250ZXh0ICpjdHgsIGludCB3aW4pCj4+Pgo+Pj4gICAgICAgZHN0X3hfb2Zmc2V0ID0gd2luX2Rh dGEtPmNydGNfeDsKPj4+ICAgICAgIGRzdF95X29mZnNldCA9IHdpbl9kYXRhLT5jcnRjX3k7Cj4+ PiArICAgICBzcmNfeF9vZmZzZXQgPSB3aW5fZGF0YS0+ZmJfeDsKPj4+ICsgICAgIHNyY195X29m ZnNldCA9IHdpbl9kYXRhLT5mYl95Owo+Pj4KPj4+ICAgICAgIC8qIGNvbnZlcnRpbmcgZG1hIGFk ZHJlc3MgYmFzZSBhbmQgc291cmNlIG9mZnNldCAqLwo+Pj4gLSAgICAgZG1hX2FkZHIgPSB3aW5f ZGF0YS0+ZG1hX2FkZHIKPj4+IC0gICAgICAgICAgICAgKyAod2luX2RhdGEtPmZiX3ggKiB3aW5f ZGF0YS0+YnBwID4+IDMpCj4+PiAtICAgICAgICAgICAgICsgKHdpbl9kYXRhLT5mYl95ICogd2lu X2RhdGEtPmZiX3dpZHRoICogd2luX2RhdGEtPmJwcCA+PiAzKTsKPj4+IC0gICAgIHNyY194X29m ZnNldCA9IDA7Cj4+PiAtICAgICBzcmNfeV9vZmZzZXQgPSAwOwo+Pj4gKyAgICAgZG1hX2FkZHIg PSB3aW5fZGF0YS0+ZG1hX2FkZHI7Cj4+Cj4+IEJhc2ljYWxseSwgeW91IGFyZSByaWdodCBhbmQg c291cmNlIG9mZnNldCByZWdpc3RlciBjYW4gYmUgdXNlZC4gQnV0Cj4+IGJlY2F1c2Ugb2YgbGlt aXRhdGlvbiBvZiByZXNvbHV0aW9uIGZvciBtaXhlciB1cCB0byAxOTIweDEwODAsIEkKPj4gY29u c2lkZXJlZCBtb2RpZmllZCBzb3J1Y2UgZG1hIGFkZHJlc3MgdG8gc2V0IG9uZSBmcmFtZSBidWZm ZXIsIHdoaWNoIGlzCj4+IGJpZ2dlciB0aGFuIDE5MjB4MTA4MCwgb24gdG8gYm90aCBmaW1kIGFu ZCBoZG1pLgo+IAo+IEhpIFNldW5nLVdvbywKPiAKPiBJIGRvIG5vdCBzZWUgd2h5IHRoZSBtYXhp bXVtIE1JWEVSIHJlc29sdXRpb24gbWF0dGVycyBmb3IgY2hvb3NpbmcKPiBiZXR3ZWVuIG9mZnNl dHRpbmcgQkFTRSBvciB1c2luZyBTWFkuCj4gCj4gTGV0J3Mgc2F5IHlvdSBoYXZlIG9uZSBiaWcg MTkyMHgxOTA4IGZyYW1lYnVmZmVyLCB3aXRoIGEgc3BhbiBvZiAxOTIwLAo+IHN0YXJ0aW5nIGF0 IGRtYV9hZGRyICh0aGVyZSBpcyBubyBleHRyYSBwYWRkaW5nIGF0IHRoZSBlbmQgb2YgdGhlCj4g bGluZSkuCj4gTGV0J3Mgc2F5IHlvdSB3YW50ZWQgdGhlIG1peGVyIHRvIHNjYW4gb3V0IDE5MjB4 MTA4MCBwaXhlbHMgc3RhcnRpbmcKPiBmcm9tICgwLCA4MDApIGluIHRoZSBmcmFtZWJ1ZmZlciwg YW5kIHN0YXJ0IGRyYXdpbmcgdGhlbSBhdCAoMCwwKSBvbgo+IHRoZSBzY3JlZW4uCj4gCj4gV2hh dCB3ZSBjdXJyZW50bHkgZG8gaXM6Cj4gICBCQVNFID0gZG1hX2FkZHIgKyAoODAwICogMTA4MCAq IDQpCj4gICBTUEFOID0gMTkyMAo+ICAgU1hZID0gU1goMCkgfCBTWSgwKQo+ICAgV0ggPSBXKDE5 MjApIHwgSCgxMDgwKQo+ICAgRFhZID0gRFgoMCkgfCBEWSgwKQo+IAo+IEkgYW0gcHJvcG9zaW5n IHdlIGRvOgo+ICAgQkFTRSA9IGRtYV9hZGRyCj4gICBTUEFOID0gMTkyMAo+ICAgU1hZID0gU1go MCkgfCBTWSg4MDApCj4gICBXSCA9IFcoMTkyMCkgfCBIKDEwODApCj4gICBEWFkgPSBEWCgwKSB8 IERZKDApCj4gCj4gSW4gYm90aCBjYXNlcywgdGhlIG1peGVyIHJlc29sdXRpb24gaXMgMTkyMHgx MDgwLgoKSW4gbXkgdGVzdCB0byBzaG93IGVhY2ggaGFsZiBvZiBiaWcgb25lIGZyYW1lYnVmZmVy ICgzODQwIHggMTA4MCkgdG8KRklNRCBmcm9tIDAgdG8gMTA3OSBhbmQgTUlYRVIgZnJvbSAxMDgw IHRvIDM4Mzkgd2l0aCBleHlub3M0MjEwIGFuZApleHlub3M0NDEyLCBpdCB3YXMgZmFpbGVkIHRv IHNob3cgcHJvcGVyIGhkbWkgZGlzcGxheS4gQWxzbyBpdCBpcyBzYW1lCmZvciBmcmFtZWJ1ZmZl ciAoMTkyMCB4IDIxNjApLiBBRkFJSywgaXQgaXMgbWFpbmx5IGJlY2F1c2UgbWl4ZXIgZG1hIGhh cwpsaW1pdGF0aW9uIG9mIGRtYSBtZW1vcnkgc2l6ZS4KCkluIHRoaXMgY2FzZSwgSSBzZXQgcmVn aXN0ZXIgYXMgbGlrZToKICBCQVNFID0gZG1hX2FkZHIgLyogMzg0MCB4IDEwODAgeCA0ICovCiAg U1BBTiA9IDM4NDAKICBTWFkgPSBTWCgxOTIwKSB8IFNZKDApCiAgV0ggPSBXKDE5MjApIHwgSCgx MDgwKQogIERYWSA9IERYKDApIHwgRFkoMCkKb3I6CiAgQkFTRSA9IGRtYV9hZGRyIC8qIDE5MjAg eCAyMTYwIHggNCAqLwogIFNQQU4gPSAxOTIwCiAgU1hZID0gU1goMCkgfCBTWSgxMDgwKQogIFdI ID0gVygxOTIwKSB8IEgoMTA4MCkKICBEWFkgPSBEWCgwKSB8IERZKDApCmJ1dCB0aGVzZSB0d28g c2V0dGluZyBkaWQgbm90IHNob3cgaGRtaSBkaXNwbGF5IGFzIEkgZXhwZWN0ZWQuIFNvIEkgdXNl ZAptb2RpZmllZCBkbWEgYWRkcmVzcy4KCj4gCj4gTXkgbW90aXZhdGlvbiBmb3Igd2FudGluZyB0 byBwcm9ncmFtIGFuIHVuLW1vZGlmaWVkIGRtYV9hZGRyIGludG8gQkFTRQo+IGlzIHNvIHdlIGNh biB0aGVuIGp1c3QgY2hlY2sgQkFTRV9TIHRvIGRldGVybWluZSBmcm9tIHdoaWNoIGJ1ZmZlciB0 aGUKPiBtaXhlciBpcyBhY3RpdmVseSBiZWluZyBzY2FubmVkIG91dCB3aXRob3V0IHdvcnJ5aW5n IGFib3V0IHRoZSBzb3VyY2UKPiBvZmZzZXQsIHNpbmNlIHRoZSBzb3VyY2Ugb2Zmc2V0IGNhbiBj aGFuZ2UgZm9yIGEgZ2l2ZW4gZnJhbWVidWZmZXIKPiAoZm9yIGV4YW1wbGUsIHdoZW4gZG9pbmcg cGFubmluZywgb3IgaWYgYW4gb3ZlcmxheSBpcyB1c2VkIGZvciBhIEhXCj4gY3Vyc29yKS4KCkFj dHVhbGx5LCB0aGlzIHBhdGNoIGlzIGV4YWN0bHkgc2FtZSB3aXRoIG15IGZpcnN0IGltcGxlbWVu dGF0aW9uLCBzbyBJCmNvbXBsZXRlbHkgdW5kZXJzdGFuZCB5b3VyIG1vdGl2YXRpb24uIEFueXdh eSwgSSB3YXMgZm9jdXMgb24gZXh0ZW5kZWQKZGlzcGxheXMgd2l0aCBvbmUgYnVmZmVyLCBzbyBJ IHdyb3RlIG1vZGlmaWVkIGRtYSBiYXNlIGFkZHJlc3MuCgpUaGFua3MgYW5kIFJlZ2FyZHMsCi0g U2V1bmctV29vIEtpbQoKPiAKPiBCZXN0IFJlZ2FyZHMsCj4gLURhbmllbAo+IAo+Pgo+PiBSZWdh cmRzLAo+PiAtIFNldW5nLVdvbyBLaW0KPj4KPj4+Cj4+PiAgICAgICBpZiAod2luX2RhdGEtPnNj YW5fZmxhZ3MgJiBEUk1fTU9ERV9GTEFHX0lOVEVSTEFDRSkKPj4+ICAgICAgICAgICAgICAgY3R4 LT5pbnRlcmxhY2UgPSB0cnVlOwo+Pj4KPj4KPj4gLS0KPj4gU2V1bmctV29vIEtpbQo+PiBTYW1z dW5nIFNvZnR3YXJlIFImRCBDZW50ZXIKPj4gLS0KPj4KPiAKCi0tIApTZXVuZy1Xb28gS2ltClNh bXN1bmcgU29mdHdhcmUgUiZEIENlbnRlcgotLQoKX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlz dHMuZnJlZWRlc2t0b3Aub3JnCmh0dHA6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9s aXN0aW5mby9kcmktZGV2ZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 From: sw0312.kim@samsung.com (Seung-Woo Kim) Date: Thu, 08 May 2014 13:33:04 +0900 Subject: [PATCH 2/4] drm/exynos/mixer: use MXR_GRP_SXY_SY In-Reply-To: References: <1399217181-26442-1-git-send-email-djkurtz@chromium.org> <1399217181-26442-3-git-send-email-djkurtz@chromium.org> <5369C13C.3080506@samsung.com> Message-ID: <536B0900.10204@samsung.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hello Daniel, On 2014? 05? 07? 23:14, Daniel Kurtz wrote: > On Wed, May 7, 2014 at 1:14 PM, Seung-Woo Kim wrote: >> Hi Daniel, >> >> On 2014? 05? 05? 00:26, Daniel Kurtz wrote: >>> Mixer hardware supports offsetting dma from start of source buffer using >>> the MXR_GRP_SXY register. >>> >>> Signed-off-by: Daniel Kurtz >>> --- >>> drivers/gpu/drm/exynos/exynos_mixer.c | 8 +++----- >>> 1 file changed, 3 insertions(+), 5 deletions(-) >>> >>> diff --git a/drivers/gpu/drm/exynos/exynos_mixer.c b/drivers/gpu/drm/exynos/exynos_mixer.c >>> index 475eb49..40cf39b 100644 >>> --- a/drivers/gpu/drm/exynos/exynos_mixer.c >>> +++ b/drivers/gpu/drm/exynos/exynos_mixer.c >>> @@ -529,13 +529,11 @@ static void mixer_graph_buffer(struct mixer_context *ctx, int win) >>> >>> dst_x_offset = win_data->crtc_x; >>> dst_y_offset = win_data->crtc_y; >>> + src_x_offset = win_data->fb_x; >>> + src_y_offset = win_data->fb_y; >>> >>> /* converting dma address base and source offset */ >>> - dma_addr = win_data->dma_addr >>> - + (win_data->fb_x * win_data->bpp >> 3) >>> - + (win_data->fb_y * win_data->fb_width * win_data->bpp >> 3); >>> - src_x_offset = 0; >>> - src_y_offset = 0; >>> + dma_addr = win_data->dma_addr; >> >> Basically, you are right and source offset register can be used. But >> because of limitation of resolution for mixer up to 1920x1080, I >> considered modified soruce dma address to set one frame buffer, which is >> bigger than 1920x1080, on to both fimd and hdmi. > > Hi Seung-Woo, > > I do not see why the maximum MIXER resolution matters for choosing > between offsetting BASE or using SXY. > > Let's say you have one big 1920x1908 framebuffer, with a span of 1920, > starting at dma_addr (there is no extra padding at the end of the > line). > Let's say you wanted the mixer to scan out 1920x1080 pixels starting > from (0, 800) in the framebuffer, and start drawing them at (0,0) on > the screen. > > What we currently do is: > BASE = dma_addr + (800 * 1080 * 4) > SPAN = 1920 > SXY = SX(0) | SY(0) > WH = W(1920) | H(1080) > DXY = DX(0) | DY(0) > > I am proposing we do: > BASE = dma_addr > SPAN = 1920 > SXY = SX(0) | SY(800) > WH = W(1920) | H(1080) > DXY = DX(0) | DY(0) > > In both cases, the mixer resolution is 1920x1080. In my test to show each half of big one framebuffer (3840 x 1080) to FIMD from 0 to 1079 and MIXER from 1080 to 3839 with exynos4210 and exynos4412, it was failed to show proper hdmi display. Also it is same for framebuffer (1920 x 2160). AFAIK, it is mainly because mixer dma has limitation of dma memory size. In this case, I set register as like: BASE = dma_addr /* 3840 x 1080 x 4 */ SPAN = 3840 SXY = SX(1920) | SY(0) WH = W(1920) | H(1080) DXY = DX(0) | DY(0) or: BASE = dma_addr /* 1920 x 2160 x 4 */ SPAN = 1920 SXY = SX(0) | SY(1080) WH = W(1920) | H(1080) DXY = DX(0) | DY(0) but these two setting did not show hdmi display as I expected. So I used modified dma address. > > My motivation for wanting to program an un-modified dma_addr into BASE > is so we can then just check BASE_S to determine from which buffer the > mixer is actively being scanned out without worrying about the source > offset, since the source offset can change for a given framebuffer > (for example, when doing panning, or if an overlay is used for a HW > cursor). Actually, this patch is exactly same with my first implementation, so I completely understand your motivation. Anyway, I was focus on extended displays with one buffer, so I wrote modified dma base address. Thanks and Regards, - Seung-Woo Kim > > Best Regards, > -Daniel > >> >> Regards, >> - Seung-Woo Kim >> >>> >>> if (win_data->scan_flags & DRM_MODE_FLAG_INTERLACE) >>> ctx->interlace = true; >>> >> >> -- >> Seung-Woo Kim >> Samsung Software R&D Center >> -- >> > -- Seung-Woo Kim Samsung Software R&D Center -- From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752927AbaEHEdL (ORCPT ); Thu, 8 May 2014 00:33:11 -0400 Received: from mailout1.samsung.com ([203.254.224.24]:15295 "EHLO mailout1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751081AbaEHEdJ convert rfc822-to-8bit (ORCPT ); Thu, 8 May 2014 00:33:09 -0400 X-AuditID: cbfee690-b7fcd6d0000026e0-53-536b090324e7 MIME-version: 1.0 Content-type: text/plain; charset=UTF-8 Content-transfer-encoding: 8BIT Message-id: <536B0900.10204@samsung.com> Date: Thu, 08 May 2014 13:33:04 +0900 From: Seung-Woo Kim Reply-to: sw0312.kim@samsung.com User-Agent: Mozilla/5.0 (X11; Linux i686; rv:16.0) Gecko/20121011 Thunderbird/16.0.1 To: Daniel Kurtz Cc: Inki Dae , Kukjin Kim , Joonyoung Shim , Kyungmin Park , David Airlie , dri-devel , "linux-arm-kernel@lists.infradead.org" , linux-samsung-soc , "linux-kernel@vger.kernel.org" , Sean Paul , =?UTF-8?B?U3TDqXBoYW5lIE1hcmNoZXNpbg==?= , Seung-Woo Kim Subject: Re: [PATCH 2/4] drm/exynos/mixer: use MXR_GRP_SXY_SY References: <1399217181-26442-1-git-send-email-djkurtz@chromium.org> <1399217181-26442-3-git-send-email-djkurtz@chromium.org> <5369C13C.3080506@samsung.com> In-reply-to: X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFmplleLIzCtJLcpLzFFi42JZI2JSqMvMmR1scKKX16L33Ekmi8YZ81kt rnx9z2Yx6f4EFosX9y6yWPQuuMpmcbbpDbvFpsfXWC0u75rDZjHj/D4mi3mHfjNa3N1wltFi xuSXbA68HrMbLrJ4bP/2gNXjfvdxJo/NS+o9+rasYvT4vEkugC2KyyYlNSezLLVI3y6BK+Pz mlPsBZMUK/o6drI3MF6Q7GLk5JAQMJFYdfEpK4QtJnHh3nq2LkYuDiGBpYwSv15sYIcp2vP+ FitEYjqjxNa+s0wgCV4BQYkfk++xgNjMAuoSk+YtYoawRST+/z0BZWtLLFv4mhmi+TUj0KTX LBDNGhLHTp8D28AioCox7ctSsDibgI7E/iW/wU4SElCQuDLxGFANB4eoQJjEzs3pIKYI0K5f N5xARjILnGaROLjyDtguYQFbie62F+wQu54D7fqwE2w+p0CwRMPvX4wgCQmBiRwSxxZdY4ZY LCDxbfIhFpCpEgKyEpsOMEN8LClxcMUNlgmMErOQ/DkLyZ+zkPw5C8mfCxhZVjGKphYkFxQn pReZ6BUn5haX5qXrJefnbmIEJoHT/55N2MF474D1IcZkoPUTmaVEk/OBSSSvJN7Q2MzIwtTE 1NjI3NKMNGElcV61R0lBQgLpiSWp2ampBalF8UWlOanFhxiZODilGhhzBJpnx6yVOh4yrXua 5xuNz1qBjovnCxpvm9T595G6r/Kfpmfii9+mV+wuV619dffI1FzJpTuON+dZ6tf+af+1okby wpSdJw+sLzu8in2h+z9WO6E5jgpbi+2PdX0V/7cimWGnHlPG3uNtzJ809Vmrms/91luxf//v xPB/11aKPrN5+Plr5bEvSizFGYmGWsxFxYkAWeFx5hgDAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrBKsWRmVeSWpSXmKPExsVy+t9jQV1mzuxgg7NvmCx6z51ksmicMZ/V 4srX92wWk+5PYLF4ce8ii0XvgqtsFmeb3rBbbHp8jdXi8q45bBYzzu9jsph36Dejxd0NZxkt Zkx+yebA6zG74SKLx/ZvD1g97ncfZ/LYvKTeo2/LKkaPz5vkAtiiGhhtMlITU1KLFFLzkvNT MvPSbZW8g+Od403NDAx1DS0tzJUU8hJzU22VXHwCdN0yc4AuVVIoS8wpBQoFJBYXK+nbYZoQ GuKmawHTGKHrGxIE12NkgAYS1jBm7Fp5h6Vgi0LFymtv2RoYP0l0MXJySAiYSOx5f4sVwhaT uHBvPVsXIxeHkMB0RomtfWeZQBK8AoISPybfY+li5OBgFpCXOHIpGyTMLKAuMWneImaI+teM QINes0DUa0gcO32OHcRmEVCVmPZlKVicTUBHYv+S32DLhAQUJK5MPMYOMlNUIExi5+Z0EFME aOavG04gI5kFTrNIHFx5hxmkXFjAVqK77QU7xK7nQLs+7ASbzykQLNHw+xfjBEbBWUhOnYVw 6iwkpy5gZF7FKJpakFxQnJSea6hXnJhbXJqXrpecn7uJEZwunkntYFzZYHGIUYCDUYmHN8M5 K1iINbGsuDL3EKMEB7OSCK//ZKAQb0piZVVqUX58UWlOavEhxmSgRycyS4km5wNTWV5JvKGx iZmRpZG5oYWRsTlpwkrivAdarQOFBNITS1KzU1MLUotgtjBxcEo1MNal1C1rbe7PO8ddeTPi 8X3hYps0HXnld9+UeXn6v/bHWNQtSP05o2hjziyRrQq3/5Ud/vlTcNepiiqO+E0dVeyRkYXF xuJFu2/l/w/g3h3x45RWqLfJLP78fXkP3/b/YmFQtjcWO7/9ai334TlGK11/Od1Jct+Q/LzB cW9oJIeS2JzLFYmBSizFGYmGWsxFxYkAL7v3OVsDAAA= DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Daniel, On 2014년 05월 07일 23:14, Daniel Kurtz wrote: > On Wed, May 7, 2014 at 1:14 PM, Seung-Woo Kim wrote: >> Hi Daniel, >> >> On 2014년 05월 05일 00:26, Daniel Kurtz wrote: >>> Mixer hardware supports offsetting dma from start of source buffer using >>> the MXR_GRP_SXY register. >>> >>> Signed-off-by: Daniel Kurtz >>> --- >>> drivers/gpu/drm/exynos/exynos_mixer.c | 8 +++----- >>> 1 file changed, 3 insertions(+), 5 deletions(-) >>> >>> diff --git a/drivers/gpu/drm/exynos/exynos_mixer.c b/drivers/gpu/drm/exynos/exynos_mixer.c >>> index 475eb49..40cf39b 100644 >>> --- a/drivers/gpu/drm/exynos/exynos_mixer.c >>> +++ b/drivers/gpu/drm/exynos/exynos_mixer.c >>> @@ -529,13 +529,11 @@ static void mixer_graph_buffer(struct mixer_context *ctx, int win) >>> >>> dst_x_offset = win_data->crtc_x; >>> dst_y_offset = win_data->crtc_y; >>> + src_x_offset = win_data->fb_x; >>> + src_y_offset = win_data->fb_y; >>> >>> /* converting dma address base and source offset */ >>> - dma_addr = win_data->dma_addr >>> - + (win_data->fb_x * win_data->bpp >> 3) >>> - + (win_data->fb_y * win_data->fb_width * win_data->bpp >> 3); >>> - src_x_offset = 0; >>> - src_y_offset = 0; >>> + dma_addr = win_data->dma_addr; >> >> Basically, you are right and source offset register can be used. But >> because of limitation of resolution for mixer up to 1920x1080, I >> considered modified soruce dma address to set one frame buffer, which is >> bigger than 1920x1080, on to both fimd and hdmi. > > Hi Seung-Woo, > > I do not see why the maximum MIXER resolution matters for choosing > between offsetting BASE or using SXY. > > Let's say you have one big 1920x1908 framebuffer, with a span of 1920, > starting at dma_addr (there is no extra padding at the end of the > line). > Let's say you wanted the mixer to scan out 1920x1080 pixels starting > from (0, 800) in the framebuffer, and start drawing them at (0,0) on > the screen. > > What we currently do is: > BASE = dma_addr + (800 * 1080 * 4) > SPAN = 1920 > SXY = SX(0) | SY(0) > WH = W(1920) | H(1080) > DXY = DX(0) | DY(0) > > I am proposing we do: > BASE = dma_addr > SPAN = 1920 > SXY = SX(0) | SY(800) > WH = W(1920) | H(1080) > DXY = DX(0) | DY(0) > > In both cases, the mixer resolution is 1920x1080. In my test to show each half of big one framebuffer (3840 x 1080) to FIMD from 0 to 1079 and MIXER from 1080 to 3839 with exynos4210 and exynos4412, it was failed to show proper hdmi display. Also it is same for framebuffer (1920 x 2160). AFAIK, it is mainly because mixer dma has limitation of dma memory size. In this case, I set register as like: BASE = dma_addr /* 3840 x 1080 x 4 */ SPAN = 3840 SXY = SX(1920) | SY(0) WH = W(1920) | H(1080) DXY = DX(0) | DY(0) or: BASE = dma_addr /* 1920 x 2160 x 4 */ SPAN = 1920 SXY = SX(0) | SY(1080) WH = W(1920) | H(1080) DXY = DX(0) | DY(0) but these two setting did not show hdmi display as I expected. So I used modified dma address. > > My motivation for wanting to program an un-modified dma_addr into BASE > is so we can then just check BASE_S to determine from which buffer the > mixer is actively being scanned out without worrying about the source > offset, since the source offset can change for a given framebuffer > (for example, when doing panning, or if an overlay is used for a HW > cursor). Actually, this patch is exactly same with my first implementation, so I completely understand your motivation. Anyway, I was focus on extended displays with one buffer, so I wrote modified dma base address. Thanks and Regards, - Seung-Woo Kim > > Best Regards, > -Daniel > >> >> Regards, >> - Seung-Woo Kim >> >>> >>> if (win_data->scan_flags & DRM_MODE_FLAG_INTERLACE) >>> ctx->interlace = true; >>> >> >> -- >> Seung-Woo Kim >> Samsung Software R&D Center >> -- >> > -- Seung-Woo Kim Samsung Software R&D Center --