All of lore.kernel.org
 help / color / mirror / Atom feed
From: Boris Ostrovsky <boris.ostrovsky@oracle.com>
To: Andrew Cooper <andrew.cooper3@citrix.com>
Cc: kevin.tian@intel.com, keir@xen.org, JBeulich@suse.com,
	jun.nakajima@intel.com, tim@xen.org, dietmar.hahn@ts.fujitsu.com,
	xen-devel@lists.xen.org, suravee.suthikulpanit@amd.com
Subject: Re: [PATCH v7 11/19] x86/VPMU: Interface for setting PMU mode and flags
Date: Fri, 06 Jun 2014 16:42:21 -0400	[thread overview]
Message-ID: <539227AD.5040400@oracle.com> (raw)
In-Reply-To: <53921D70.6000001@citrix.com>

On 06/06/2014 03:58 PM, Andrew Cooper wrote:
> On 06/06/14 18:40, Boris Ostrovsky wrote:
>> Add runtime interface for setting PMU mode and flags. Three main modes are
>> provided:
>> * PMU off
>> * PMU on: Guests can access PMU MSRs and receive PMU interrupts. dom0
>>    profiles itself and the hypervisor.
>> * dom0-only PMU: dom0 collects samples for both itself and guests.
>>
>> For feature flags only Intel's BTS is currently supported.
>>
>> Mode and flags are set via HYPERVISOR_xenpmu_op hypercall.
>>
>> Signed-off-by: Boris Ostrovsky <boris.ostrovsky@oracle.com>
>> Reviewed-by: Dietmar Hahn <dietmar.hahn@ts.fujitsu.com>
>> Tested-by: Dietmar Hahn <dietmar.hahn@ts.fujitsu.com>
>> ---
>>
>> @@ -275,3 +283,100 @@ void vpmu_dump(struct vcpu *v)
>>           vpmu->arch_vpmu_ops->arch_vpmu_dump(v);
>>   }
>>   
>> +/* Unload VPMU contexts */
>> +static void vpmu_unload_all(void)
>> +{
>> +    struct domain *d;
>> +    struct vcpu *v;
>> +    struct vpmu_struct *vpmu;
>> +
>> +    for_each_domain( d )
>> +    {
>> +        for_each_vcpu ( d, v )
>> +        {
>> +            if ( v != current )
>> +                vcpu_pause(v);
>> +            vpmu = vcpu_vpmu(v);
>> +
>> +            if ( !vpmu_is_set(vpmu, VPMU_CONTEXT_LOADED) )
>> +            {
>> +                if ( v != current )
>> +                    vcpu_unpause(v);
>> +                continue;
>> +            }
>> +
>> +            vpmu_set(vpmu, VPMU_CONTEXT_SAVE);
>> +            on_selected_cpus(cpumask_of(vpmu->last_pcpu),
>> +                             vpmu_save_force, (void *)v, 1);
>> +            vpmu_reset(vpmu, VPMU_CONTEXT_LOADED);
>> +
>> +            if ( v != current )
>> +                vcpu_unpause(v);
>> +        }
>> +    }
>> +}
> This is a very long function without any preemption.
>
> To reduce its impact greatly, would it be better to have a global mode
> controlling vcpu context switching?  You could enable
> "VCPU_GLOBAL_DISABLING", then IPI all cpus at the same time to save
> their vpmu context.  Once the IPI is complete, all vpmu context is clean.
>
> This avoids a double loop and all the vcpu_pause/unpause()s.

I can see the problem but I am not sure what you are suggesting will 
work (or perhaps I don't quite understand what you are suggesting). If I 
IPI a processor may be in the middle of working on the VPMU context.

Let me think about this.


>
>> +
>> +
>> +long do_xenpmu_op(int op, XEN_GUEST_HANDLE_PARAM(xen_pmu_params_t) arg)
>> +{
>> +    int ret = -EINVAL;
>> +    xen_pmu_params_t pmu_params;
> This is probably going to want to be XSM'd up for permissions?

I haven't looked at this since earlier versions of the patch but when I 
did it turned out we were out of bits in the access vector (or whatever 
that structure was). I in fact mentioned this problem in the cover 
letter for the series.

-boris

  reply	other threads:[~2014-06-06 20:42 UTC|newest]

Thread overview: 58+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-06-06 17:39 [PATCH v7 00/19] x86/PMU: Xen PMU PV(H) support Boris Ostrovsky
2014-06-06 17:39 ` [PATCH v7 01/19] common/symbols: Export hypervisor symbols to privileged guest Boris Ostrovsky
2014-06-06 17:57   ` Andrew Cooper
2014-06-06 19:05     ` Boris Ostrovsky
2014-06-06 19:13       ` Andrew Cooper
2014-06-10 11:31   ` Jan Beulich
2014-06-06 17:39 ` [PATCH v7 02/19] VPMU: Mark context LOADED before registers are loaded Boris Ostrovsky
2014-06-06 17:59   ` Andrew Cooper
2014-06-10 15:29     ` Jan Beulich
2014-06-10 15:40       ` Boris Ostrovsky
2014-06-06 17:39 ` [PATCH v7 03/19] x86/VPMU: Set MSR bitmaps only for HVM/PVH guests Boris Ostrovsky
2014-06-06 18:02   ` Andrew Cooper
2014-06-06 19:07     ` Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 04/19] x86/VPMU: Make vpmu marcos a bit more efficient Boris Ostrovsky
2014-06-06 18:13   ` Andrew Cooper
2014-06-06 19:28     ` Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 05/19] intel/VPMU: Clean up Intel VPMU code Boris Ostrovsky
2014-06-06 18:34   ` Andrew Cooper
2014-06-06 19:43     ` Boris Ostrovsky
2014-06-10  8:19     ` Jan Beulich
2014-06-06 17:40 ` [PATCH v7 06/19] vmx: Merge MSR management routines Boris Ostrovsky
2014-06-11  9:55   ` Jan Beulich
2014-06-06 17:40 ` [PATCH v7 07/19] x86/VPMU: Handle APIC_LVTPC accesses Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 08/19] intel/VPMU: MSR_CORE_PERF_GLOBAL_CTRL should be initialized to zero Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 09/19] x86/VPMU: Add public xenpmu.h Boris Ostrovsky
2014-06-06 19:32   ` Andrew Cooper
2014-06-11 10:03   ` Jan Beulich
2014-06-11 12:32     ` Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 10/19] x86/VPMU: Make vpmu not HVM-specific Boris Ostrovsky
2014-06-11 10:07   ` Jan Beulich
2014-06-11 13:57     ` Is: Reviewed-by, Acked-by rules. Was:Re: " Konrad Rzeszutek Wilk
2014-06-11 20:25       ` Jan Beulich
2014-06-12 11:10         ` George Dunlap
2014-06-12 16:21           ` Jan Beulich
2014-06-06 17:40 ` [PATCH v7 11/19] x86/VPMU: Interface for setting PMU mode and flags Boris Ostrovsky
2014-06-06 19:58   ` Andrew Cooper
2014-06-06 20:42     ` Boris Ostrovsky [this message]
2014-06-11 10:14   ` Jan Beulich
2014-06-17 15:01     ` Boris Ostrovsky
2014-06-17 15:14       ` Jan Beulich
2014-06-06 17:40 ` [PATCH v7 12/19] x86/VPMU: Initialize PMU for PV guests Boris Ostrovsky
2014-06-06 20:13   ` Andrew Cooper
2014-06-06 20:49     ` Boris Ostrovsky
2014-06-11 10:20   ` Jan Beulich
2014-06-11 12:49     ` Boris Ostrovsky
2014-06-11 12:53       ` Jan Beulich
2014-06-06 17:40 ` [PATCH v7 13/19] x86/VPMU: Add support for PMU register handling on " Boris Ostrovsky
2014-06-06 20:26   ` Andrew Cooper
2014-06-06 20:53     ` Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 14/19] x86/VPMU: Handle PMU interrupts for " Boris Ostrovsky
2014-06-06 20:40   ` Andrew Cooper
2014-06-06 21:21     ` Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 15/19] x86/VPMU: Merge vpmu_rdmsr and vpmu_wrmsr Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 16/19] x86/VPMU: Add privileged PMU mode Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 17/19] x86/VPMU: Save VPMU state for PV guests during context switch Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 18/19] x86/VPMU: NMI-based VPMU support Boris Ostrovsky
2014-06-06 17:40 ` [PATCH v7 19/19] x86/VPMU: Move VPMU files up from hvm/ directory Boris Ostrovsky
2014-06-06 21:05   ` Andrew Cooper

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=539227AD.5040400@oracle.com \
    --to=boris.ostrovsky@oracle.com \
    --cc=JBeulich@suse.com \
    --cc=andrew.cooper3@citrix.com \
    --cc=dietmar.hahn@ts.fujitsu.com \
    --cc=jun.nakajima@intel.com \
    --cc=keir@xen.org \
    --cc=kevin.tian@intel.com \
    --cc=suravee.suthikulpanit@amd.com \
    --cc=tim@xen.org \
    --cc=xen-devel@lists.xen.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.