From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mo6-p00-ob.smtp.rzone.de (mo6-p00-ob.smtp.rzone.de [IPv6:2a01:238:20a:202:5300::9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 5D1811A02C5 for ; Wed, 18 Jun 2014 19:11:14 +1000 (EST) Message-ID: <53A15492.3090604@xenosoft.de> Date: Wed, 18 Jun 2014 10:57:54 +0200 From: Christian Zigotzky MIME-Version: 1.0 To: Michael Ellerman , linuxppc-dev@lists.ozlabs.org, Olof Johansson Subject: Kernel 3.15: Boot problems with a PA6T board References: <5366649E.4030102@xenosoft.de> <1399268891.4600.3.camel@concordia> <53720AAC.1000100@xenosoft.de> <1401107166.23096.1.camel@concordia> <53851AFA.5040504@xenosoft.de> <1401251015.5468.5.camel@concordia> <5385A3F4.8070004@xenosoft.de> <5385C7A3.1080508@xenosoft.de> <1401331711.4930.7.camel@concordia> <5389AEB6.4030500@xenosoft.de> <5389B686.7070305@xenosoft.de> <538A58D4.5090602@xenosoft.de> <5396E4D6.60306@xenosoft.de> <5397060F.9010308@xenosoft.de> <1403074303.32307.5.camel@concordia> In-Reply-To: <1403074303.32307.5.camel@concordia> Content-Type: text/plain; charset=UTF-8; format=flowed List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Am 18.06.14 08:51, schrieb Michael Ellerman: > On Tue, 2014-06-10 at 15:20 +0200, Christian Zigotzky wrote: >> Hi All, >> >> Could you help me to remove the changes of the PCI code, please? Or >> which patches shall I remove to get the old PCI code? > Hi Christian, > > Thanks for doing the bisect. It wasn't clear why that change was causing your > issue, so I guess we're a bit stuck. > > Olof (on CC), was going to try and look at it when he got some spare time. > Please keep him on CC. > > cheers > > > Hi Michael, Thank you for your answer. Adrian told me the reason about this issue. Quote Adrian: As I recall, PCI resource allocation on Nemo was always a little strange due to using an AMD south bridge together with the PA6T north bridge. The south bridge does not behave as a standard PCIe device, but instead presents itself as multiple devices on the PCIe root bus. This is not compliant with the PCIe specification. We modified the core powerpc PCI code so that Nemo could boot, but the changes to PCI code in 3.15 have broken the old workaround. I don't understand the PCI changes in 3.15 enough to comment further at this point. Regards, Adrian Quote end Cheers, Christian