All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <53A3F21E.5070306@arm.com>

diff --git a/a/1.txt b/N1/1.txt
index 02a9744..9f1a17c 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -3,10 +3,10 @@ On 19/06/14 22:15, Chalamarla, Tirumalesh wrote:
 >
 >
 > -----Original Message-----
-> From: kvmarm-bounces at lists.cs.columbia.edu [mailto:kvmarm-bounces at lists.cs.columbia.edu] On Behalf Of Andre Przywara
+> From: kvmarm-bounces@lists.cs.columbia.edu [mailto:kvmarm-bounces@lists.cs.columbia.edu] On Behalf Of Andre Przywara
 > Sent: Thursday, June 19, 2014 2:46 AM
-> To: linux-arm-kernel at lists.infradead.org; kvmarm at lists.cs.columbia.edu; kvm at vger.kernel.org
-> Cc: christoffer.dall at linaro.org
+> To: linux-arm-kernel@lists.infradead.org; kvmarm@lists.cs.columbia.edu; kvm@vger.kernel.org
+> Cc: christoffer.dall@linaro.org
 > Subject: [PATCH 04/14] arm/arm64: KVM: wrap 64 bit MMIO accesses with two 32 bit ones
 >
 > Some GICv3 registers can and will be accessed as 64 bit registers.
@@ -102,7 +102,7 @@ Andre.
 >
 > _______________________________________________
 > kvmarm mailing list
-> kvmarm at lists.cs.columbia.edu
+> kvmarm@lists.cs.columbia.edu
 > https://lists.cs.columbia.edu/mailman/listinfo/kvmarm
 >
 
diff --git a/a/content_digest b/N1/content_digest
index dc581c7..62097a8 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,10 +1,16 @@
  "ref\01403171152-24067-1-git-send-email-andre.przywara@arm.com\0"
  "ref\01403171152-24067-5-git-send-email-andre.przywara@arm.com\0"
  "ref\0a090b95a6bf343e9b0ae036f387dc4aa@BY2PR07MB203.namprd07.prod.outlook.com\0"
- "From\0andre.przywara@arm.com (Andre Przywara)\0"
- "Subject\0[PATCH 04/14] arm/arm64: KVM: wrap 64 bit MMIO accesses with two 32 bit ones\0"
+ "From\0Andre Przywara <andre.przywara@arm.com>\0"
+ "Subject\0Re: [PATCH 04/14] arm/arm64: KVM: wrap 64 bit MMIO accesses with two 32 bit ones\0"
  "Date\0Fri, 20 Jun 2014 09:34:38 +0100\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Chalamarla"
+  Tirumalesh <Tirumalesh.Chalamarla@caviumnetworks.com>
+  linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>
+  kvmarm@lists.cs.columbia.edu <kvmarm@lists.cs.columbia.edu>
+ " kvm@vger.kernel.org <kvm@vger.kernel.org>\0"
+ "Cc\0christoffer.dall@linaro.org <christoffer.dall@linaro.org>"
+ " Marc Zyngier <Marc.Zyngier@arm.com>\0"
  "\00:1\0"
  "b\0"
  "\n"
@@ -12,10 +18,10 @@
  ">\n"
  ">\n"
  "> -----Original Message-----\n"
- "> From: kvmarm-bounces at lists.cs.columbia.edu [mailto:kvmarm-bounces at lists.cs.columbia.edu] On Behalf Of Andre Przywara\n"
+ "> From: kvmarm-bounces@lists.cs.columbia.edu [mailto:kvmarm-bounces@lists.cs.columbia.edu] On Behalf Of Andre Przywara\n"
  "> Sent: Thursday, June 19, 2014 2:46 AM\n"
- "> To: linux-arm-kernel at lists.infradead.org; kvmarm at lists.cs.columbia.edu; kvm at vger.kernel.org\n"
- "> Cc: christoffer.dall at linaro.org\n"
+ "> To: linux-arm-kernel@lists.infradead.org; kvmarm@lists.cs.columbia.edu; kvm@vger.kernel.org\n"
+ "> Cc: christoffer.dall@linaro.org\n"
  "> Subject: [PATCH 04/14] arm/arm64: KVM: wrap 64 bit MMIO accesses with two 32 bit ones\n"
  ">\n"
  "> Some GICv3 registers can and will be accessed as 64 bit registers.\n"
@@ -111,7 +117,7 @@
  ">\n"
  "> _______________________________________________\n"
  "> kvmarm mailing list\n"
- "> kvmarm at lists.cs.columbia.edu\n"
+ "> kvmarm@lists.cs.columbia.edu\n"
  "> https://lists.cs.columbia.edu/mailman/listinfo/kvmarm\n"
  ">\n"
  "\n"
@@ -120,4 +126,4 @@
  "ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered in England & Wales, Company No:  2557590\n"
  ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered in England & Wales, Company No:  2548782
 
-94a13a5e5e3f2f8c37d5b47c758dc479ce6f4e3f80a8a22f558c861cffe32aaa
+c61bf7630383fbf780a1985142b8e67dd4fa12c09601b4300ad0cd32bc60bbf5

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.