All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <53B30B5A.5030600@wwwdotorg.org>

diff --git a/a/1.txt b/N1/1.txt
index f640fe6..4b16232 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -14,7 +14,7 @@ On 07/01/2014 10:19 AM, Russell King wrote:
 > the "mov pc, lr" case and fix it up - and also gives us the possibility
 > of deploying this for other registers depending on the CPU selection.
 
-Tested-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+Tested-by: Stephen Warren <swarren@nvidia.com>
 
 (On an NVIDIA Tegra Jetson TK1 board, both CPU hotplug and system sleep
 were tested, which are the use-cases that actually use the edited
diff --git a/a/content_digest b/N1/content_digest
index 60b24a1..8d42b56 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,8 +1,8 @@
  "ref\0E1X20mL-00083I-Sv@rmk-PC.arm.linux.org.uk\0"
  "ref\0E1X20mL-00083I-Sv-eh5Bv4kxaXIANfyc6IWni62ZND6+EDdj@public.gmane.org\0"
- "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
+ "From\0Stephen Warren <swarren@wwwdotorg.org>\0"
  "Subject\0Re: [PATCH] ARM: convert all \"mov.* pc, reg\" to \"bx reg\" for ARMv6+ (part1)\0"
- "Date\0Tue, 01 Jul 2014 13:26:18 -0600\0"
+ "Date\0Tue, 01 Jul 2014 19:26:18 +0000\0"
  "To\0Russell King <rmk+kernel-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>"
  " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0"
  "Cc\0linux-crypto-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
@@ -32,10 +32,10 @@
  "> the \"mov pc, lr\" case and fix it up - and also gives us the possibility\n"
  "> of deploying this for other registers depending on the CPU selection.\n"
  "\n"
- "Tested-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ "Tested-by: Stephen Warren <swarren@nvidia.com>\n"
  "\n"
  "(On an NVIDIA Tegra Jetson TK1 board, both CPU hotplug and system sleep\n"
  "were tested, which are the use-cases that actually use the edited\n"
  assembly files)
 
-f90c8052e54357463f2d4dcec92f70e52a7839f6b1170a3da89d737700647fc5
+5b588b4b39fa7b87f391081fc7a4adb4efa61bab4418a7cd59ebcf206be9aa77

diff --git a/a/1.txt b/N2/1.txt
index f640fe6..4b16232 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -14,7 +14,7 @@ On 07/01/2014 10:19 AM, Russell King wrote:
 > the "mov pc, lr" case and fix it up - and also gives us the possibility
 > of deploying this for other registers depending on the CPU selection.
 
-Tested-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+Tested-by: Stephen Warren <swarren@nvidia.com>
 
 (On an NVIDIA Tegra Jetson TK1 board, both CPU hotplug and system sleep
 were tested, which are the use-cases that actually use the edited
diff --git a/a/content_digest b/N2/content_digest
index 60b24a1..170f4f8 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,19 +1,8 @@
  "ref\0E1X20mL-00083I-Sv@rmk-PC.arm.linux.org.uk\0"
- "ref\0E1X20mL-00083I-Sv-eh5Bv4kxaXIANfyc6IWni62ZND6+EDdj@public.gmane.org\0"
- "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
- "Subject\0Re: [PATCH] ARM: convert all \"mov.* pc, reg\" to \"bx reg\" for ARMv6+ (part1)\0"
+ "From\0swarren@wwwdotorg.org (Stephen Warren)\0"
+ "Subject\0[PATCH] ARM: convert all \"mov.* pc, reg\" to \"bx reg\" for ARMv6+ (part1)\0"
  "Date\0Tue, 01 Jul 2014 13:26:18 -0600\0"
- "To\0Russell King <rmk+kernel-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>"
- " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0"
- "Cc\0linux-crypto-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
-  kvmarm-FPEHb7Xf0XXUo1n7N8X6UoWGPAHP3yOg@public.gmane.org
-  kvm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  davinci-linux-open-source-VycZQUHpC/PFrsHnngEfi1aTQe2KTcn/@public.gmane.org
-  linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-samsung-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-sh-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " xen-devel-GuqFBffKawtpuQazS67q72D2FQJk+8+b@public.gmane.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 07/01/2014 10:19 AM, Russell King wrote:\n"
@@ -32,10 +21,10 @@
  "> the \"mov pc, lr\" case and fix it up - and also gives us the possibility\n"
  "> of deploying this for other registers depending on the CPU selection.\n"
  "\n"
- "Tested-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ "Tested-by: Stephen Warren <swarren@nvidia.com>\n"
  "\n"
  "(On an NVIDIA Tegra Jetson TK1 board, both CPU hotplug and system sleep\n"
  "were tested, which are the use-cases that actually use the edited\n"
  assembly files)
 
-f90c8052e54357463f2d4dcec92f70e52a7839f6b1170a3da89d737700647fc5
+c03a4b4f36561846e48da0fbcee2b2511d7d3b1d287c167975fc393a3d018a48

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.