All of lore.kernel.org
 help / color / mirror / Atom feed
From: Paolo Bonzini <pbonzini@redhat.com>
To: "Alex Bennée" <alex.bennee@linaro.org>, qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: Re: [Qemu-devel] [PATCH v2 0/5] AArch64 TLB performance improvements
Date: Fri, 01 Aug 2014 21:35:51 +0200	[thread overview]
Message-ID: <53DBEC17.9040009@redhat.com> (raw)
In-Reply-To: <1406733627-24255-1-git-send-email-alex.bennee@linaro.org>

Il 30/07/2014 17:20, Alex Bennée ha scritto:
> Hi,
> 
> Not too much has changed:
> 
>   * added a review tag
>   * fixed up review comments
>   * added some notes about benchmark results
>   * added a patch to disable ARMv5 in AArch64 build
> 
> The most important thing is I've measured a 25-30% improvement in
> kernel and android boot time.
> 
> Alex Bennée (5):
>   target-arm: don't hardcode mask values in arm_cpu_handle_mmu_fault
>   target-arm: A64: fix TLB flush instructions
>   target-arm: A64: fix use 12 bit page tables for AArch64
>   scripts/make_device_config.sh: inline includes
>   target-arm: A64: disable a bunch of ARMv5 machines
> 
>  default-configs/aarch64-softmmu.mak |  5 ++++-
>  default-configs/arm-softmmu.mak     |  1 +
>  hw/arm/Makefile.objs                | 19 ++++++++++++++----
>  hw/arm/realview.c                   |  6 ++++++
>  scripts/make_device_config.sh       | 39 ++++++++++++++++++++++---------------
>  target-arm/cpu.c                    | 36 +++++++++++++++++++++-------------
>  target-arm/cpu.h                    | 13 ++++++++++---
>  target-arm/helper.c                 | 14 +++++++++----
>  8 files changed, 92 insertions(+), 41 deletions(-)
> 

Hi Alex, have you seen this patch?  Perhaps you're interested in
reviving it.

http://article.gmane.org/gmane.comp.emulators.qemu/253864

Paolo

  parent reply	other threads:[~2014-08-01 19:36 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-07-30 15:20 [Qemu-devel] [PATCH v2 0/5] AArch64 TLB performance improvements Alex Bennée
2014-07-30 15:20 ` [Qemu-devel] [PATCH v2 1/5] target-arm: don't hardcode mask values in arm_cpu_handle_mmu_fault Alex Bennée
2014-07-30 15:20 ` [Qemu-devel] [PATCH v2 2/5] target-arm: A64: fix TLB flush instructions Alex Bennée
2014-07-30 15:20 ` [Qemu-devel] [PATCH v2 3/5] target-arm: A64: fix use 12 bit page tables for AArch64 Alex Bennée
2014-07-30 15:20 ` [Qemu-devel] [PATCH v2 4/5] scripts/make_device_config.sh: inline includes Alex Bennée
2014-07-30 15:20 ` [Qemu-devel] [PATCH v2 5/5] target-arm: A64: disable a bunch of ARMv5 machines Alex Bennée
2014-08-01 16:45   ` Christopher Covington
2014-08-01 17:32     ` Peter Maydell
2014-08-01 16:06 ` [Qemu-devel] [PATCH v2 0/5] AArch64 TLB performance improvements Peter Maydell
2014-08-01 22:26   ` Peter Maydell
2014-08-04 10:23     ` Alex Bennée
2014-08-04 10:32       ` Peter Maydell
2014-08-04 13:11         ` Christopher Covington
2014-08-06 20:32     ` Richard Henderson
2014-08-01 19:35 ` Paolo Bonzini [this message]
2014-08-04 10:29   ` Alex Bennée
2014-08-04 11:34     ` Alex Bennée

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=53DBEC17.9040009@redhat.com \
    --to=pbonzini@redhat.com \
    --cc=alex.bennee@linaro.org \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.