All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <53F14BC9.8090407@gmail.com>

diff --git a/a/1.txt b/N1/1.txt
index 9f89d51..a7568da 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,4 +1,4 @@
-On 07/09/2014 06:05 PM, suravee.suthikulpanit@amd.com wrote:
+On 07/09/2014 06:05 PM, suravee.suthikulpanit at amd.com wrote:
 > From: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>
 > 
 > ARM GICv2m specification extends GICv2 to support MSI(-X) with
@@ -92,7 +92,7 @@ vendor specific compatible string in case there are quirks in your h/w.
 > +
 >  Example:
 >  
->  	intc: interrupt-controller@fff11000 {
+>  	intc: interrupt-controller at fff11000 {
 > diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
 > index be52492..0f9b11d 100644
 > --- a/arch/arm64/Kconfig
diff --git a/a/content_digest b/N1/content_digest
index 059c3d0..fbd95c7 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,25 +1,12 @@
  "ref\01404947104-21345-1-git-send-email-suravee.suthikulpanit@amd.com\0"
  "ref\01404947104-21345-4-git-send-email-suravee.suthikulpanit@amd.com\0"
- "From\0Rob Herring <robherring2@gmail.com>\0"
- "Subject\0Re: [PATCH 3/4 V3] irqchip: gic: Add supports for ARM GICv2m MSI(-X)\0"
+ "From\0robherring2@gmail.com (Rob Herring)\0"
+ "Subject\0[PATCH 3/4 V3] irqchip: gic: Add supports for ARM GICv2m MSI(-X)\0"
  "Date\0Sun, 17 Aug 2014 19:41:45 -0500\0"
- "To\0suravee.suthikulpanit@amd.com"
-  marc.zyngier@arm.com
-  mark.rutland@arm.com
- " jason@lakedaemon.net\0"
- "Cc\0devicetree@vger.kernel.org"
-  pawel.moll@arm.com
-  linux-doc@vger.kernel.org
-  Catalin.Marinas@arm.com
-  Harish.Kasiviswanathan@amd.com
-  linux-kernel@vger.kernel.org
-  Will.Deacon@arm.com
-  linux-pci@vger.kernel.org
-  tglx@linutronix.de
- " linux-arm-kernel@lists.infradead.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
- "On 07/09/2014 06:05 PM, suravee.suthikulpanit@amd.com wrote:\n"
+ "On 07/09/2014 06:05 PM, suravee.suthikulpanit at amd.com wrote:\n"
  "> From: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>\n"
  "> \n"
  "> ARM GICv2m specification extends GICv2 to support MSI(-X) with\n"
@@ -113,7 +100,7 @@
  "> +\n"
  ">  Example:\n"
  ">  \n"
- ">  \tintc: interrupt-controller@fff11000 {\n"
+ ">  \tintc: interrupt-controller at fff11000 {\n"
  "> diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig\n"
  "> index be52492..0f9b11d 100644\n"
  "> --- a/arch/arm64/Kconfig\n"
@@ -544,4 +531,4 @@
  "\n"
  Rob
 
-54d2f2cfdf6f455981cd2e7615ab922605f4b01ec13c58cb4b3a90e2d1ea2c46
+b4713c3f55a7d814c9c1f28032e495a73d70930561f757d2ec886aad17e2f9c6

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.