All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <54523E8B.7000900@nvidia.com>

diff --git a/a/1.txt b/N1/1.txt
index be860d7..dcc7af6 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,4 +1,4 @@
-On 10/30/2014 08:04 PM, Terje Bergström wrote:
+On 10/30/2014 08:04 PM, Terje Bergstr?m wrote:
 > On 30.10.2014 12:22, Alexandre Courbot wrote:
 >> So should I understand that the GPU group is for addresses without bit
 >> 34 set (hence forcibly disabled) while GPUB is used when that bit is
diff --git a/a/content_digest b/N1/content_digest
index af3de8a..f3d94de 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -4,21 +4,13 @@
  "ref\05452107D.8080207@nvidia.com\0"
  "ref\054521181.8080005@nvidia.com\0"
  "ref\054521B22.6070708@nvidia.com\0"
- "ref\054521B22.6070708-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org\0"
- "From\0Alexandre Courbot <acourbot-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0"
- "Subject\0Re: [PATCH v4 05/12] memory: Add NVIDIA Tegra memory controller support\0"
+ "From\0acourbot@nvidia.com (Alexandre Courbot)\0"
+ "Subject\0[PATCH v4 05/12] memory: Add NVIDIA Tegra memory controller support\0"
  "Date\0Thu, 30 Oct 2014 22:35:07 +0900\0"
- "To\0Terje Bergstr\303\266m <tbergstrom-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>"
-  Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
- " linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
- "Cc\0Joerg Roedel <joro-zLv9SwRftAIdnm+yROfE0A@public.gmane.org>"
-  Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
-  Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
-  iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org
- " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
- "On 10/30/2014 08:04 PM, Terje Bergstr\303\266m wrote:\n"
+ "On 10/30/2014 08:04 PM, Terje Bergstr?m wrote:\n"
  "> On 30.10.2014 12:22, Alexandre Courbot wrote:\n"
  ">> So should I understand that the GPU group is for addresses without bit\n"
  ">> 34 set (hence forcibly disabled) while GPUB is used when that bit is\n"
@@ -35,4 +27,4 @@
  "though since we would have the problem of the gpusrd and gpuswr clients \n"
  ownership (seems like they would belong to both groups?)
 
-13142351680385b1909d2aac97166df9bf0f3c6fb1c4d45c3158635904bcf3fa
+97d2fdd368b2778b4154ceee431e7f6bcb87eb3dcc80f22ffa8aff56b65f7c04

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.