From: "Ganesan, Aravind" <aravindg@codeaurora.org>
To: freedreno@lists.freedesktop.org, Rob Clark <robdclark@gmail.com>
Cc: linux-arm-msm@vger.kernel.org, rishib@quicinc.com,
dri-devel@lists.freedesktop.org
Subject: [PATCH v2 0/3] drm/msm: Adreno 4xx support
Date: Fri, 14 Nov 2014 06:48:38 -0700 [thread overview]
Message-ID: <54660836.7000808@codeaurora.org> (raw)
In-Reply-To: <5453A5CE.3090106@codeaurora.org>
A set of three patches to support adreno 4xx GPUs in msm-drm:
(1) Updated the a3xx and a4xx header files.
(2) Handle register offset differences between a3xx and a4xx GPUs.
(3) Added a4xx GPU support.
Changes since v1:
Addressed review comments from Rob.
-Reworked the register offset look-up table APIs to account for the
uninitialized register values of zero.
-Don't take mutex in a4xx_show
Aravind Ganesan (3):
drm/msm: Additional definitions for a3xx and a4xx
drm/msm: Handle register offset differences between a3xx and a4xx
drm/msm: a4xx support for msm-drm
drivers/gpu/drm/msm/Makefile | 1 +
drivers/gpu/drm/msm/adreno/a3xx.xml.h | 50 +-
drivers/gpu/drm/msm/adreno/a3xx_gpu.c | 99 ++
drivers/gpu/drm/msm/adreno/a4xx.xml.h | 2062
++++++++++++++++++++++++++++
drivers/gpu/drm/msm/adreno/a4xx_gpu.c | 612 +++++++++
drivers/gpu/drm/msm/adreno/a4xx_gpu.h | 34 +
drivers/gpu/drm/msm/adreno/adreno_device.c | 13 +
drivers/gpu/drm/msm/adreno/adreno_gpu.c | 19 +-
drivers/gpu/drm/msm/adreno/adreno_gpu.h | 132 ++
9 files changed, 3005 insertions(+), 17 deletions(-)
create mode 100644 drivers/gpu/drm/msm/adreno/a4xx.xml.h
create mode 100644 drivers/gpu/drm/msm/adreno/a4xx_gpu.c
create mode 100644 drivers/gpu/drm/msm/adreno/a4xx_gpu.h
--
1.8.5.2
--
Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2014-11-14 13:48 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-10-31 2:33 [PATCH 0/3] drm/msm: Adreno 4xx support Ganesan, Aravind
2014-10-31 15:07 ` Ganesan, Aravind
2014-11-06 21:07 ` Rob Clark
2014-11-14 13:48 ` Ganesan, Aravind [this message]
2014-11-14 13:48 ` [PATCH v2 1/3] drm/msm: Additional definitions for a3xx and a4xx Ganesan, Aravind
2014-11-14 13:48 ` [PATCH v2 2/3] drm/msm: Handle register offset differences between a3xx, " Ganesan, Aravind
2014-11-14 13:48 ` [PATCH v2 3/3] drm/msm: a4xx support for msm-drm Ganesan, Aravind
2014-10-31 15:08 ` [PATCH 1/3] drm/msm: Additional definitions for a3xx and a4xx Ganesan, Aravind
2014-10-31 15:08 ` [PATCH 2/3] drm/msm: Handle register offset differences between a3xx, " Ganesan, Aravind
2014-11-06 21:11 ` Rob Clark
2014-11-08 0:32 ` Ganesan, Aravind
2014-10-31 15:08 ` [PATCH 3/3] drm/msm: a4xx support for msm-drm Ganesan, Aravind
2014-11-06 21:13 ` Rob Clark
2014-11-08 0:32 ` Ganesan, Aravind
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=54660836.7000808@codeaurora.org \
--to=aravindg@codeaurora.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=rishib@quicinc.com \
--cc=robdclark@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.