From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:44267) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XrSOt-000384-Ck for qemu-devel@nongnu.org; Thu, 20 Nov 2014 09:08:06 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1XrSOl-00066l-Tr for qemu-devel@nongnu.org; Thu, 20 Nov 2014 09:07:59 -0500 Message-ID: <546DF5B5.5010807@suse.de> Date: Thu, 20 Nov 2014 15:07:49 +0100 From: Alexander Graf MIME-Version: 1.0 References: <1416257911-17426-1-git-send-email-tommusta@gmail.com> In-Reply-To: <1416257911-17426-1-git-send-email-tommusta@gmail.com> Content-Type: text/plain; charset=windows-1252 Content-Transfer-Encoding: 7bit Subject: Re: [Qemu-devel] [PATCH] target-ppc: Load/Store Vector Element Storage Alignment List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Tom Musta , qemu-devel@nongnu.org, qemu-ppc@nongnu.org On 17.11.14 21:58, Tom Musta wrote: > The Load Vector Element Indexed and Store Vector Element Indexed > instructions compute an effective address in the usual manner. > However, they truncate that address to the natural boundary. > For example, the lvewx instruction will ignore the least significant > two bits of the address and thus load the aligned word of storage. > > Fix the generators for these instruction to properly perform this > truncation. > > Signed-off-by: Tom Musta Thanks, applied to ppc-next-2.3 Alex