From mboxrd@z Thu Jan 1 00:00:00 1970 From: Ying.Liu@freescale.com (Liu Ying) Date: Fri, 19 Dec 2014 10:23:41 +0800 Subject: [PATCH RFC v2 05/14] ARM: imx6q: clk: Add the video_27m clock In-Reply-To: <1418898675.4212.10.camel@pengutronix.de> References: <1418886696-11636-1-git-send-email-Ying.Liu@freescale.com> <1418886696-11636-6-git-send-email-Ying.Liu@freescale.com> <1418898675.4212.10.camel@pengutronix.de> Message-ID: <54938C2D.1020504@freescale.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hi Philipp, On 12/18/2014 06:31 PM, Philipp Zabel wrote: > Am Donnerstag, den 18.12.2014, 15:11 +0800 schrieb Liu Ying: >> This patch supports the video_27m clock which is a fixed factor >> clock of the pll3_pfd1_540m clock. >> >> Signed-off-by: Liu Ying >> --- >> v1->v2: >> * None. >> >> arch/arm/mach-imx/clk-imx6q.c | 1 + >> include/dt-bindings/clock/imx6qdl-clock.h | 3 ++- >> 2 files changed, 3 insertions(+), 1 deletion(-) >> >> diff --git a/arch/arm/mach-imx/clk-imx6q.c b/arch/arm/mach-imx/clk-imx6q.c >> index 4e79da7..9470df3 100644 >> --- a/arch/arm/mach-imx/clk-imx6q.c >> +++ b/arch/arm/mach-imx/clk-imx6q.c >> @@ -246,6 +246,7 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node) >> clk[IMX6QDL_CLK_PLL3_60M] = imx_clk_fixed_factor("pll3_60m", "pll3_usb_otg", 1, 8); >> clk[IMX6QDL_CLK_TWD] = imx_clk_fixed_factor("twd", "arm", 1, 2); >> clk[IMX6QDL_CLK_GPT_3M] = imx_clk_fixed_factor("gpt_3m", "osc", 1, 8); >> + clk[IMX6QDL_CLK_VIDEO_27M] = imx_clk_fixed_factor("video_27m", "pll3_pfd1_540m", 1, 20); > > The HDMI TX isfr clock input is sourced from video_27m, too, according > to Table 33-1 "HDMI clocks". > I think the parent of clk[IMX6QDL_CLK_HDMI_ISFR] should be changed from > "pll3_pfd1_540m" to "video_27m", then. I'll add a new patch in the next version to change the hdmi_isfr clock's parent. Thanks, Liu Ying > > regards > Philipp > From mboxrd@z Thu Jan 1 00:00:00 1970 From: Liu Ying Subject: Re: [PATCH RFC v2 05/14] ARM: imx6q: clk: Add the video_27m clock Date: Fri, 19 Dec 2014 10:23:41 +0800 Message-ID: <54938C2D.1020504@freescale.com> References: <1418886696-11636-1-git-send-email-Ying.Liu@freescale.com> <1418886696-11636-6-git-send-email-Ying.Liu@freescale.com> <1418898675.4212.10.camel@pengutronix.de> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; Format="flowed" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <1418898675.4212.10.camel@pengutronix.de> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Philipp Zabel Cc: devicetree@vger.kernel.org, linux@arm.linux.org.uk, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, kernel@pengutronix.de, mturquette@linaro.org, linux-arm-kernel@lists.infradead.org List-Id: devicetree@vger.kernel.org SGkgUGhpbGlwcCwKCk9uIDEyLzE4LzIwMTQgMDY6MzEgUE0sIFBoaWxpcHAgWmFiZWwgd3JvdGU6 Cj4gQW0gRG9ubmVyc3RhZywgZGVuIDE4LjEyLjIwMTQsIDE1OjExICswODAwIHNjaHJpZWIgTGl1 IFlpbmc6Cj4+IFRoaXMgcGF0Y2ggc3VwcG9ydHMgdGhlIHZpZGVvXzI3bSBjbG9jayB3aGljaCBp cyBhIGZpeGVkIGZhY3Rvcgo+PiBjbG9jayBvZiB0aGUgcGxsM19wZmQxXzU0MG0gY2xvY2suCj4+ Cj4+IFNpZ25lZC1vZmYtYnk6IExpdSBZaW5nIDxZaW5nLkxpdUBmcmVlc2NhbGUuY29tPgo+PiAt LS0KPj4gdjEtPnYyOgo+PiAgICogTm9uZS4KPj4KPj4gICBhcmNoL2FybS9tYWNoLWlteC9jbGst aW14NnEuYyAgICAgICAgICAgICB8IDEgKwo+PiAgIGluY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2sv aW14NnFkbC1jbG9jay5oIHwgMyArKy0KPj4gICAyIGZpbGVzIGNoYW5nZWQsIDMgaW5zZXJ0aW9u cygrKSwgMSBkZWxldGlvbigtKQo+Pgo+PiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vbWFjaC1pbXgv Y2xrLWlteDZxLmMgYi9hcmNoL2FybS9tYWNoLWlteC9jbGstaW14NnEuYwo+PiBpbmRleCA0ZTc5 ZGE3Li45NDcwZGYzIDEwMDY0NAo+PiAtLS0gYS9hcmNoL2FybS9tYWNoLWlteC9jbGstaW14NnEu Ywo+PiArKysgYi9hcmNoL2FybS9tYWNoLWlteC9jbGstaW14NnEuYwo+PiBAQCAtMjQ2LDYgKzI0 Niw3IEBAIHN0YXRpYyB2b2lkIF9faW5pdCBpbXg2cV9jbG9ja3NfaW5pdChzdHJ1Y3QgZGV2aWNl X25vZGUgKmNjbV9ub2RlKQo+PiAgIAljbGtbSU1YNlFETF9DTEtfUExMM182ME1dICA9IGlteF9j bGtfZml4ZWRfZmFjdG9yKCJwbGwzXzYwbSIsICAicGxsM191c2Jfb3RnIiwgICAxLCA4KTsKPj4g ICAJY2xrW0lNWDZRRExfQ0xLX1RXRF0gICAgICAgPSBpbXhfY2xrX2ZpeGVkX2ZhY3RvcigidHdk IiwgICAgICAgImFybSIsICAgICAgICAgICAgMSwgMik7Cj4+ICAgCWNsa1tJTVg2UURMX0NMS19H UFRfM01dICAgID0gaW14X2Nsa19maXhlZF9mYWN0b3IoImdwdF8zbSIsICAgICJvc2MiLCAgICAg ICAgICAgIDEsIDgpOwo+PiArCWNsa1tJTVg2UURMX0NMS19WSURFT18yN01dID0gaW14X2Nsa19m aXhlZF9mYWN0b3IoInZpZGVvXzI3bSIsICJwbGwzX3BmZDFfNTQwbSIsIDEsIDIwKTsKPgo+IFRo ZSBIRE1JIFRYIGlzZnIgY2xvY2sgaW5wdXQgaXMgc291cmNlZCBmcm9tIHZpZGVvXzI3bSwgdG9v LCBhY2NvcmRpbmcKPiB0byBUYWJsZSAzMy0xICJIRE1JIGNsb2NrcyIuCj4gSSB0aGluayB0aGUg cGFyZW50IG9mIGNsa1tJTVg2UURMX0NMS19IRE1JX0lTRlJdIHNob3VsZCBiZSBjaGFuZ2VkIGZy b20KPiAicGxsM19wZmQxXzU0MG0iIHRvICJ2aWRlb18yN20iLCB0aGVuLgoKSSdsbCBhZGQgYSBu ZXcgcGF0Y2ggaW4gdGhlIG5leHQgdmVyc2lvbiB0byBjaGFuZ2UgdGhlIGhkbWlfaXNmcgpjbG9j aydzIHBhcmVudC4KClRoYW5rcywKTGl1IFlpbmcKCj4KPiByZWdhcmRzCj4gUGhpbGlwcAo+Cl9f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmRyaS1kZXZlbCBt YWlsaW5nIGxpc3QKZHJpLWRldmVsQGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwOi8vbGlzdHMu ZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751928AbaLSCT1 (ORCPT ); Thu, 18 Dec 2014 21:19:27 -0500 Received: from mail-by2on0127.outbound.protection.outlook.com ([207.46.100.127]:32288 "EHLO na01-by2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751387AbaLSCTZ (ORCPT ); Thu, 18 Dec 2014 21:19:25 -0500 X-Greylist: delayed 69097 seconds by postgrey-1.27 at vger.kernel.org; Thu, 18 Dec 2014 21:19:25 EST Message-ID: <54938C2D.1020504@freescale.com> Date: Fri, 19 Dec 2014 10:23:41 +0800 From: Liu Ying User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.2.0 MIME-Version: 1.0 To: Philipp Zabel CC: , , , , , , , , , Subject: Re: [PATCH RFC v2 05/14] ARM: imx6q: clk: Add the video_27m clock References: <1418886696-11636-1-git-send-email-Ying.Liu@freescale.com> <1418886696-11636-6-git-send-email-Ying.Liu@freescale.com> <1418898675.4212.10.camel@pengutronix.de> In-Reply-To: <1418898675.4212.10.camel@pengutronix.de> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: 7bit X-EOPAttributedMessage: 0 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=Ying.Liu@freescale.com; X-Forefront-Antispam-Report: CIP:192.88.168.50;CTRY:US;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10019020)(6009001)(339900001)(199003)(24454002)(377454003)(189002)(51704005)(479174004)(164054003)(23676002)(2950100001)(76176999)(84676001)(106466001)(105606002)(107046002)(97736003)(77096005)(21056001)(19580395003)(83506001)(110136001)(33656002)(99136001)(77156002)(6806004)(120916001)(54356999)(62966003)(50986999)(99396003)(19580405001)(65816999)(87936001)(64706001)(47776003)(20776003)(46102003)(65806001)(85426001)(4396001)(104016003)(86362001)(68736005)(50466002)(80316001)(36756003)(32563001)(217873001);DIR:OUT;SFP:1102;SCL:1;SRVR:DM2PR0301MB0637;H:tx30smr01.am.freescale.net;FPR:;SPF:Fail;MLV:sfv;PTR:InfoDomainNonexistent;A:1;MX:1;LANG:en; X-Microsoft-Antispam: UriScan:; X-Microsoft-Antispam: BCL:0;PCL:0;RULEID:;SRVR:DM2PR0301MB0637; X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004);SRVR:DM2PR0301MB0637; X-Forefront-PRVS: 0430FA5CB7 X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:;SRVR:DM2PR0301MB0637; X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Dec 2014 02:19:22.2551 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d;Ip=[192.88.168.50] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM2PR0301MB0637 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Philipp, On 12/18/2014 06:31 PM, Philipp Zabel wrote: > Am Donnerstag, den 18.12.2014, 15:11 +0800 schrieb Liu Ying: >> This patch supports the video_27m clock which is a fixed factor >> clock of the pll3_pfd1_540m clock. >> >> Signed-off-by: Liu Ying >> --- >> v1->v2: >> * None. >> >> arch/arm/mach-imx/clk-imx6q.c | 1 + >> include/dt-bindings/clock/imx6qdl-clock.h | 3 ++- >> 2 files changed, 3 insertions(+), 1 deletion(-) >> >> diff --git a/arch/arm/mach-imx/clk-imx6q.c b/arch/arm/mach-imx/clk-imx6q.c >> index 4e79da7..9470df3 100644 >> --- a/arch/arm/mach-imx/clk-imx6q.c >> +++ b/arch/arm/mach-imx/clk-imx6q.c >> @@ -246,6 +246,7 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node) >> clk[IMX6QDL_CLK_PLL3_60M] = imx_clk_fixed_factor("pll3_60m", "pll3_usb_otg", 1, 8); >> clk[IMX6QDL_CLK_TWD] = imx_clk_fixed_factor("twd", "arm", 1, 2); >> clk[IMX6QDL_CLK_GPT_3M] = imx_clk_fixed_factor("gpt_3m", "osc", 1, 8); >> + clk[IMX6QDL_CLK_VIDEO_27M] = imx_clk_fixed_factor("video_27m", "pll3_pfd1_540m", 1, 20); > > The HDMI TX isfr clock input is sourced from video_27m, too, according > to Table 33-1 "HDMI clocks". > I think the parent of clk[IMX6QDL_CLK_HDMI_ISFR] should be changed from > "pll3_pfd1_540m" to "video_27m", then. I'll add a new patch in the next version to change the hdmi_isfr clock's parent. Thanks, Liu Ying > > regards > Philipp >