From mboxrd@z Thu Jan 1 00:00:00 1970 From: Julien Grall Subject: Re: [query] gic_update_one_lr r/w from ICH_LR rather than vcpu context lr Date: Tue, 23 Dec 2014 14:54:49 +0100 Message-ID: <54997429.2090603@linaro.org> References: Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii"; Format="flowed" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Sender: xen-devel-bounces@lists.xen.org Errors-To: xen-devel-bounces@lists.xen.org To: manish jaggi , xen-devel , Stefano Stabellini , manish.jaggi@caviumnetworks.com, Vijaya.Kumar@caviumnetworks.com List-Id: xen-devel@lists.xenproject.org Hi, On 23/12/2014 04:43, manish jaggi wrote: > In gic.c, gic_update_one_lr, gic_hw_ops is called to read and write to an LR. The function gic_update_one_lr is only used to update the LRs of the current vCPU. > why is read/write not done on the LRs stored in the vcpu context ? The LR array in the vCPU context is only used when to save/restore the state of the vGIC vCPU. When the vCPU is not sync, the state of this LRs is invalid. Think about the vCPU running on another pCPU. Regards, -- Julien Grall