From mboxrd@z Thu Jan 1 00:00:00 1970 From: Paolo Bonzini Subject: Re: [PATCH 5/5] KVM: nVMX: Enable nested posted interrupt processing. Date: Mon, 19 Jan 2015 12:43:17 +0100 Message-ID: <54BCEDD5.40301@redhat.com> References: Mime-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 7bit Cc: kvm@vger.kernel.org, linux-kernel@vger.kernel.org, Wanpeng Li , Jan Kiszka To: Wincy Van , gleb@kernel.org, yang.z.zhang@intel.com Return-path: In-Reply-To: Sender: linux-kernel-owner@vger.kernel.org List-Id: kvm.vger.kernel.org Hi Wincy, there is only one thing that I don't understand in this patchset, and it is: On 16/01/2015 06:59, Wincy Van wrote: > + /* > + * if vcpu is in L2, we are fast enough to complete > + * before L1 changes/destroys vmcs12. > + */ ... this comment. What do you mean exactly? Paolo > + local_irq_save(flags); > + vmcs12 = get_vmcs12(vcpu); > + if (!is_guest_mode(vcpu) || !vmcs12) { > + r = -1; > + goto out; > + } > + if (vector == vmcs12->posted_intr_nv && > + nested_cpu_has_posted_intr(vmcs12)) { > + if (vcpu->mode == IN_GUEST_MODE) > + apic->send_IPI_mask(get_cpu_mask(vcpu->cpu), > + POSTED_INTR_VECTOR); > + else { > + r = -1; > + goto out; > + } > +