All of lore.kernel.org
 help / color / mirror / Atom feed
From: Marcel Apfelbaum <marcel@redhat.com>
To: Chen Fan <chen.fan.fnst@cn.fujitsu.com>, qemu-devel@nongnu.org
Cc: Alex Williamson <alex.williamson@redhat.com>
Subject: Re: [Qemu-devel] [RFC PATCH 2/4] pcie-aer: Fix command pcie_aer_inject_error is invalid
Date: Wed, 21 Jan 2015 18:32:50 +0200	[thread overview]
Message-ID: <54BFD4B2.5010402@redhat.com> (raw)
In-Reply-To: <54BF77DF.9030307@cn.fujitsu.com>

On 01/21/2015 11:56 AM, Chen Fan wrote:
>
> On 01/16/2015 03:56 PM, Chen Fan wrote:
>>
>> On 01/12/2015 09:56 PM, Marcel Apfelbaum wrote:
>>> On 01/12/2015 05:04 AM, Chen Fan wrote:
>>>> in spec "PCI Express 3.0" section 6.2.6 Figure 6-3 virtual bridge part,
>>>> the flowchart showing tell us SERR# enable at Bridge Control register
>>>> associate with system error at Secondary Status register can send error
>>>> message. but bridge_control from dev->config is NULL, and SERR# was set
>>>> in dev->wmask in pcie_aer_init()
>>> wmask denotes the register bits that can be written by the guest.
>>>
>>> If you are referring to:
>>>        pci_word_test_and_set_mask(dev->wmask + PCI_BRIDGE_CONTROL,
>>>                                   PCI_BRIDGE_CTL_SERR);
>>> that means that the OS *is able* to turn on/off SERR forwarding.
>> Hi marcel,
>>
>> I saw the OS that turn on SERR# is to via evaluate _HPP (Hot Plug Parameters) method in ACPI.
>>   it the only way to turn on SERR#?
This is strange, I don't see how it is connected.

>
> I saw there was one option do it, called*//*PCI SERR# Generation **searched from web pages in firmware on hardware****.
> Do it turn on the SERR#? if so, we can enable it in seabios.
Indeed, OS/firmware are in charge of setting this bit.
We *could* do it in BIOS, but not before checking how the OS is handling it
I suggest checking the pci(e) bridge initialization code in Linux Kernel and only
then decide how to proceed.
You can also look(grep) for this ...CTL_ERR in the kernel code
and try to figure that out.

Thanks,
Marcel

> Thanks,
> Chen
>
[...]

  reply	other threads:[~2015-01-21 16:33 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-01-12  3:04 [Qemu-devel] [RFC PATCH 0/4] pass aer error to guest Chen Fan
2015-01-12  3:04 ` [Qemu-devel] [RFC PATCH 1/4] pcie_aer: fix typos in pcie_aer_inject_error comment Chen Fan
2015-01-12  3:04 ` [Qemu-devel] [RFC PATCH 2/4] pcie-aer: Fix command pcie_aer_inject_error is invalid Chen Fan
2015-01-12 13:56   ` Marcel Apfelbaum
2015-01-15  6:54     ` Chen Fan
2015-01-16  7:56     ` Chen Fan
2015-01-21  9:56       ` Chen Fan
2015-01-21 16:32         ` Marcel Apfelbaum [this message]
2015-01-12  3:04 ` [Qemu-devel] [RFC PATCH 3/4] vfio-pci: add aer capability support Chen Fan
2015-01-12 13:14   ` Paolo Bonzini
2015-01-15  8:45     ` Chen Fan
2015-01-12 15:26   ` Alex Williamson
2015-01-15  8:40     ` Chen Fan
2015-01-12  3:04 ` [Qemu-devel] [RFC PATCH 4/4] vfio-pci: pass the aer error to guest Chen Fan
2015-01-12 15:24   ` Alex Williamson
2015-01-28  8:51     ` Chen Fan

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=54BFD4B2.5010402@redhat.com \
    --to=marcel@redhat.com \
    --cc=alex.williamson@redhat.com \
    --cc=chen.fan.fnst@cn.fujitsu.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.