From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:53991)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <gang.chen@sunrus.com.cn>) id 1YRWjk-0007Wr-9F
	for qemu-devel@nongnu.org; Fri, 27 Feb 2015 21:02:37 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <gang.chen@sunrus.com.cn>) id 1YRWjg-0002jh-RH
	for qemu-devel@nongnu.org; Fri, 27 Feb 2015 21:02:36 -0500
Received: from out1134-243.mail.aliyun.com ([42.120.134.243]:26346)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <gang.chen@sunrus.com.cn>) id 1YRWjg-0002jJ-G4
	for qemu-devel@nongnu.org; Fri, 27 Feb 2015 21:02:32 -0500
Message-ID: <54F12387.9080205@sunrus.com.cn>
Date: Sat, 28 Feb 2015 10:10:15 +0800
From: Chen Gang S <gang.chen@sunrus.com.cn>
MIME-Version: 1.0
References: <54E9DA4D.1050702@sunrus.com.cn> <54E9DA93.8000507@sunrus.com.cn>
	<54F0AB3A.9060100@suse.de> <54F0E67B.5080409@ezchip.com>
In-Reply-To: <54F0E67B.5080409@ezchip.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 8bit
Subject: Re: [Qemu-devel] [PATCH 1/6 v4] target-tilegx: Firstly add to qemu
 with minimized features
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Chris Metcalf <cmetcalf@ezchip.com>, =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= <afaerber@suse.de>
Cc: Peter Maydell <peter.maydell@linaro.org>, "walt@tilera.com" <walt@tilera.com>, Riku Voipio <riku.voipio@iki.fi>, qemu-devel <qemu-devel@nongnu.org>, "rth@twiddle.net" <rth@twiddle.net>

On 2/28/15 05:49, Chris Metcalf wrote:
> On 2/27/2015 12:36 PM, Andreas Färber wrote:
>> "TILE-Gx" according to
>> http://www.tilera.com/products/?ezchip=585&spage=614  - please fix
>> wherever used in textual form.
> 
> Yes, really only "tilegx" or "TILE-Gx" should be used.  In type names I agree that TileGX is probably clearer than any alternatives.
> 

OK, thanks. I shall use TILE-Gx for it.

And next, for the type names, I shall use TileGX.

>> What about CPU models? Do the Gx72, Gx36, etc. differ only in core count
>> or also in instruction set features?
> 
> From a userspace perspective, it's mostly the core count.  They also have a different set of on-chip hardware accelerators, etc., but that's out of scope for this project.
> 

OK, thanks. I guess your meaning is "For qemu, we needn't consider about
Gx72, Gx36 ..., we can treat all of them as TILE-Gx".

By the way, does Gx8000 mean 8000 core count?

Thanks.
-- 
Chen Gang

Open, share, and attitude like air, water, and life which God blessed