From: Deepak S <deepak.s@linux.intel.com>
To: Paulo Zanoni <przanoni@gmail.com>
Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH v2 2/4] drm/i915: Re-adjusting rc6 promotional timer for chv
Date: Fri, 27 Mar 2015 10:26:46 +0530 [thread overview]
Message-ID: <5514E30E.3050005@linux.intel.com> (raw)
In-Reply-To: <CA+gsUGTDODGX=oB7PVc9QOBaL9ep-j22Sx_9DZsCDvAxgnH4Xg@mail.gmail.com>
On Friday 27 March 2015 02:32 AM, Paulo Zanoni wrote:
> 2015-03-19 11:14 GMT-03:00 <deepak.s@linux.intel.com>:
>> From: Deepak S <deepak.s@linux.intel.com>
>>
>> After feedback from the hardware team we are changing the RC6
>> promotional timer to increase the power saving without
>> changing performance.
> I was told that my review comments were sent to the previous
> submission of this patch. So just to document things, this is what I
> wrote:
>
> "I can't really say whether this is really what we want since I didn't
> do any measurements, but the patch seems to do what it says, so:
> Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>"
>
> And Deepak replied that the measurements were done by the hardware team.
>
> Since the patch is the same, the R-B tag still applies.
Thanks Paulo.
>> Signed-off-by: Deepak S <deepak.s@linux.intel.com>
>> ---
>> drivers/gpu/drm/i915/intel_pm.c | 4 ++--
>> 1 file changed, 2 insertions(+), 2 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
>> index e18f0fd..6d04147 100644
>> --- a/drivers/gpu/drm/i915/intel_pm.c
>> +++ b/drivers/gpu/drm/i915/intel_pm.c
>> @@ -4980,8 +4980,8 @@ static void cherryview_enable_rps(struct drm_device *dev)
>> I915_WRITE(RING_MAX_IDLE(ring->mmio_base), 10);
>> I915_WRITE(GEN6_RC_SLEEP, 0);
>>
>> - /* TO threshold set to 1750 us ( 0x557 * 1.28 us) */
>> - I915_WRITE(GEN6_RC6_THRESHOLD, 0x557);
>> + /* TO threshold set to 500 us ( 0x186 * 1.28 us) */
>> + I915_WRITE(GEN6_RC6_THRESHOLD, 0x186);
>>
>> /* allows RC6 residency counter to work */
>> I915_WRITE(VLV_COUNTER_CONTROL,
>> --
>> 1.9.1
>>
>> _______________________________________________
>> Intel-gfx mailing list
>> Intel-gfx@lists.freedesktop.org
>> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
>
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-03-27 4:59 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-19 14:14 [PATCH v2 0/4] CHV PM fix & Improvements deepak.s
2015-03-19 14:14 ` [PATCH v2 1/4] drm/i915/chv: Remove Wait for a previous gfx force-off deepak.s
2015-03-19 14:14 ` [PATCH v2 2/4] drm/i915: Re-adjusting rc6 promotional timer for chv deepak.s
2015-03-26 21:02 ` Paulo Zanoni
2015-03-27 4:56 ` Deepak S [this message]
2015-03-19 14:14 ` [PATCH v2 3/4] drm/i915/chv: Set min freq to efficient frequency on chv deepak.s
2015-03-26 21:32 ` Paulo Zanoni
2015-03-26 21:43 ` Chris Wilson
2015-03-27 4:54 ` Deepak S
2015-03-19 14:14 ` [PATCH v2 4/4] drm/i915: Setup static bias for GPU deepak.s
2015-03-20 2:01 ` shuang.he
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5514E30E.3050005@linux.intel.com \
--to=deepak.s@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=przanoni@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.