* [PATCH 1/1] ARM: dts: Add HS400 support for exynos5422-odroidxu3
@ 2015-03-30 15:51 Markus Reichl
2015-03-31 12:27 ` Markus Reichl
0 siblings, 1 reply; 4+ messages in thread
From: Markus Reichl @ 2015-03-30 15:51 UTC (permalink / raw)
To: linux-samsung-soc
HS400 timing values are added for exynos5422-odroidxu3 board.
---
This patch is analog to [0].
This patch needs [0] for the pin-ctrl definition of sd0_rclk.
[0]: https://www.mail-archive.com/linux-samsung-soc%40vger.kernel.org/msg42902.html
Signed-off-by: Markus Reichl <m.reichl@fivetechno.de>
---
arch/arm/boot/dts/exynos5422-odroidxu3.dts | 7 ++++++-
1 file changed, 6 insertions(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/exynos5422-odroidxu3.dts b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
index a519c86..0408ec0 100644
--- a/arch/arm/boot/dts/exynos5422-odroidxu3.dts
+++ b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
@@ -298,15 +298,20 @@
&mmc_0 {
status = "okay";
+ num-slots = <1>;
broken-cd;
card-detect-delay = <200>;
samsung,dw-mshc-ciu-div = <3>;
samsung,dw-mshc-sdr-timing = <0 4>;
samsung,dw-mshc-ddr-timing = <0 2>;
+ samsung,dw-mshc-hs400-timing = <0 2>;
+ samsung,read-strobe-delay = <90>;
pinctrl-names = "default";
- pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus4 &sd0_bus8>;
+ pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8 &sd0_rclk>;
bus-width = <8>;
cap-mmc-highspeed;
+ mmc-hs200-1_8v;
+ mmc-hs400-1_8v;
};
&mmc_2 {
--
1.9.1
^ permalink raw reply related [flat|nested] 4+ messages in thread* Re: [PATCH 1/1] ARM: dts: Add HS400 support for exynos5422-odroidxu3
2015-03-30 15:51 [PATCH 1/1] ARM: dts: Add HS400 support for exynos5422-odroidxu3 Markus Reichl
@ 2015-03-31 12:27 ` Markus Reichl
2015-04-07 15:33 ` Markus Reichl
0 siblings, 1 reply; 4+ messages in thread
From: Markus Reichl @ 2015-03-31 12:27 UTC (permalink / raw)
To: linux-samsung-soc
[-- Attachment #1: Type: text/plain, Size: 2172 bytes --]
Am 30.03.2015 um 17:51 schrieb Markus Reichl:
> HS400 timing values are added for exynos5422-odroidxu3 board.
> ---
> This patch is analog to [0].
> This patch needs [0] for the pin-ctrl definition of sd0_rclk.
>
> [0]: https://www.mail-archive.com/linux-samsung-soc%40vger.kernel.org/msg42902.html
>
> Signed-off-by: Markus Reichl <m.reichl@fivetechno.de>
> ---
> arch/arm/boot/dts/exynos5422-odroidxu3.dts | 7 ++++++-
> 1 file changed, 6 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm/boot/dts/exynos5422-odroidxu3.dts b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
> index a519c86..0408ec0 100644
> --- a/arch/arm/boot/dts/exynos5422-odroidxu3.dts
> +++ b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
> @@ -298,15 +298,20 @@
>
> &mmc_0 {
> status = "okay";
> + num-slots = <1>;
> broken-cd;
> card-detect-delay = <200>;
> samsung,dw-mshc-ciu-div = <3>;
> samsung,dw-mshc-sdr-timing = <0 4>;
> samsung,dw-mshc-ddr-timing = <0 2>;
> + samsung,dw-mshc-hs400-timing = <0 2>;
> + samsung,read-strobe-delay = <90>;
> pinctrl-names = "default";
> - pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus4 &sd0_bus8>;
> + pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8 &sd0_rclk>;
> bus-width = <8>;
> cap-mmc-highspeed;
> + mmc-hs200-1_8v;
> + mmc-hs400-1_8v;
> };
>
> &mmc_2 {
>
hdparm -t /dev/mmcblk0
without this patch:
/dev/mmcblk0:
Timing buffered disk reads: 230 MB in 3.01 seconds = 76.30 MB/sec
with this patch:
/dev/mmcblk0:
Timing buffered disk reads: 588 MB in 3.00 seconds = 195.92 MB/sec
cat /sys/kernel/debug/mmc0/ios
without patch:
clock: 52000000 Hz
vdd: 7 (1.65 - 1.95 V)
bus mode: 2 (push-pull)
chip select: 0 (don't care)
power mode: 2 (on)
bus width: 3 (8 bits)
timing spec: 8 (mmc DDR52)
signal voltage: 0 (1.80 V)
with patch:
clock: 200000000 Hz
vdd: 7 (1.65 - 1.95 V)
bus mode: 2 (push-pull)
chip select: 0 (don't care)
power mode: 2 (on)
bus width: 3 (8 bits)
timing spec: 10 (mmc HS400)
signal voltage: 0 (1.80 V)
Best Regards
--
Markus Reichl
[-- Attachment #2: OpenPGP digital signature --]
[-- Type: application/pgp-signature, Size: 181 bytes --]
^ permalink raw reply [flat|nested] 4+ messages in thread* Re: [PATCH 1/1] ARM: dts: Add HS400 support for exynos5422-odroidxu3
2015-03-31 12:27 ` Markus Reichl
@ 2015-04-07 15:33 ` Markus Reichl
2015-04-08 0:37 ` Jaehoon Chung
0 siblings, 1 reply; 4+ messages in thread
From: Markus Reichl @ 2015-04-07 15:33 UTC (permalink / raw)
To: Kukjin Kim
Cc: Markus Reichl, linux-samsung-soc, 'Alim Akhtar',
'Ulf Hansson', 'Jaehoon Chung', Anand Moon
[-- Attachment #1: Type: text/plain, Size: 2463 bytes --]
Hi,
the base patch in [0] has been applied now.
My patch was meanwhile
Tested-by: Anand Moon <linux.amoon@gmail.com>
Am 31.03.2015 um 14:27 schrieb Markus Reichl:
> Am 30.03.2015 um 17:51 schrieb Markus Reichl:
>> HS400 timing values are added for exynos5422-odroidxu3 board.
>> ---
>> This patch is analog to [0].
>> This patch needs [0] for the pin-ctrl definition of sd0_rclk.
>>
>> [0]: https://www.mail-archive.com/linux-samsung-soc%40vger.kernel.org/msg42902.html
>>
>> Signed-off-by: Markus Reichl <m.reichl@fivetechno.de>
>> ---
>> arch/arm/boot/dts/exynos5422-odroidxu3.dts | 7 ++++++-
>> 1 file changed, 6 insertions(+), 1 deletion(-)
>>
>> diff --git a/arch/arm/boot/dts/exynos5422-odroidxu3.dts b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
>> index a519c86..0408ec0 100644
>> --- a/arch/arm/boot/dts/exynos5422-odroidxu3.dts
>> +++ b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
>> @@ -298,15 +298,20 @@
>>
>> &mmc_0 {
>> status = "okay";
>> + num-slots = <1>;
>> broken-cd;
>> card-detect-delay = <200>;
>> samsung,dw-mshc-ciu-div = <3>;
>> samsung,dw-mshc-sdr-timing = <0 4>;
>> samsung,dw-mshc-ddr-timing = <0 2>;
>> + samsung,dw-mshc-hs400-timing = <0 2>;
>> + samsung,read-strobe-delay = <90>;
>> pinctrl-names = "default";
>> - pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus4 &sd0_bus8>;
>> + pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8 &sd0_rclk>;
>> bus-width = <8>;
>> cap-mmc-highspeed;
>> + mmc-hs200-1_8v;
>> + mmc-hs400-1_8v;
>> };
>>
>> &mmc_2 {
>>
>
> hdparm -t /dev/mmcblk0
>
> without this patch:
> /dev/mmcblk0:
> Timing buffered disk reads: 230 MB in 3.01 seconds = 76.30 MB/sec
>
> with this patch:
> /dev/mmcblk0:
> Timing buffered disk reads: 588 MB in 3.00 seconds = 195.92 MB/sec
>
> cat /sys/kernel/debug/mmc0/ios
>
> without patch:
> clock: 52000000 Hz
> vdd: 7 (1.65 - 1.95 V)
> bus mode: 2 (push-pull)
> chip select: 0 (don't care)
> power mode: 2 (on)
> bus width: 3 (8 bits)
> timing spec: 8 (mmc DDR52)
> signal voltage: 0 (1.80 V)
>
> with patch:
> clock: 200000000 Hz
> vdd: 7 (1.65 - 1.95 V)
> bus mode: 2 (push-pull)
> chip select: 0 (don't care)
> power mode: 2 (on)
> bus width: 3 (8 bits)
> timing spec: 10 (mmc HS400)
> signal voltage: 0 (1.80 V)
>
> Best Regards
>
--
Markus Reichl
[-- Attachment #2: OpenPGP digital signature --]
[-- Type: application/pgp-signature, Size: 181 bytes --]
^ permalink raw reply [flat|nested] 4+ messages in thread* Re: [PATCH 1/1] ARM: dts: Add HS400 support for exynos5422-odroidxu3
2015-04-07 15:33 ` Markus Reichl
@ 2015-04-08 0:37 ` Jaehoon Chung
0 siblings, 0 replies; 4+ messages in thread
From: Jaehoon Chung @ 2015-04-08 0:37 UTC (permalink / raw)
To: Markus Reichl, Kukjin Kim
Cc: linux-samsung-soc, 'Alim Akhtar', 'Ulf Hansson',
Anand Moon
Hi, Markus.
I have also tested on Odroid-xu3 board.
Acked-by: Jaehoon Chung <jh80.chung@samsung.com>
Best Regards,
Jaehoon Chung
On 04/08/2015 12:33 AM, Markus Reichl wrote:
> Hi,
>
> the base patch in [0] has been applied now.
>
> My patch was meanwhile
>
> Tested-by: Anand Moon <linux.amoon@gmail.com>
>
>
> Am 31.03.2015 um 14:27 schrieb Markus Reichl:
>> Am 30.03.2015 um 17:51 schrieb Markus Reichl:
>>> HS400 timing values are added for exynos5422-odroidxu3 board.
>>> ---
>>> This patch is analog to [0].
>>> This patch needs [0] for the pin-ctrl definition of sd0_rclk.
>>>
>>> [0]: https://www.mail-archive.com/linux-samsung-soc%40vger.kernel.org/msg42902.html
>>>
>>> Signed-off-by: Markus Reichl <m.reichl@fivetechno.de>
>>> ---
>>> arch/arm/boot/dts/exynos5422-odroidxu3.dts | 7 ++++++-
>>> 1 file changed, 6 insertions(+), 1 deletion(-)
>>>
>>> diff --git a/arch/arm/boot/dts/exynos5422-odroidxu3.dts b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
>>> index a519c86..0408ec0 100644
>>> --- a/arch/arm/boot/dts/exynos5422-odroidxu3.dts
>>> +++ b/arch/arm/boot/dts/exynos5422-odroidxu3.dts
>>> @@ -298,15 +298,20 @@
>>>
>>> &mmc_0 {
>>> status = "okay";
>>> + num-slots = <1>;
>>> broken-cd;
>>> card-detect-delay = <200>;
>>> samsung,dw-mshc-ciu-div = <3>;
>>> samsung,dw-mshc-sdr-timing = <0 4>;
>>> samsung,dw-mshc-ddr-timing = <0 2>;
>>> + samsung,dw-mshc-hs400-timing = <0 2>;
>>> + samsung,read-strobe-delay = <90>;
>>> pinctrl-names = "default";
>>> - pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus4 &sd0_bus8>;
>>> + pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8 &sd0_rclk>;
>>> bus-width = <8>;
>>> cap-mmc-highspeed;
>>> + mmc-hs200-1_8v;
>>> + mmc-hs400-1_8v;
>>> };
>>>
>>> &mmc_2 {
>>>
>>
>> hdparm -t /dev/mmcblk0
>>
>> without this patch:
>> /dev/mmcblk0:
>> Timing buffered disk reads: 230 MB in 3.01 seconds = 76.30 MB/sec
>>
>> with this patch:
>> /dev/mmcblk0:
>> Timing buffered disk reads: 588 MB in 3.00 seconds = 195.92 MB/sec
>>
>> cat /sys/kernel/debug/mmc0/ios
>>
>> without patch:
>> clock: 52000000 Hz
>> vdd: 7 (1.65 - 1.95 V)
>> bus mode: 2 (push-pull)
>> chip select: 0 (don't care)
>> power mode: 2 (on)
>> bus width: 3 (8 bits)
>> timing spec: 8 (mmc DDR52)
>> signal voltage: 0 (1.80 V)
>>
>> with patch:
>> clock: 200000000 Hz
>> vdd: 7 (1.65 - 1.95 V)
>> bus mode: 2 (push-pull)
>> chip select: 0 (don't care)
>> power mode: 2 (on)
>> bus width: 3 (8 bits)
>> timing spec: 10 (mmc HS400)
>> signal voltage: 0 (1.80 V)
>>
>> Best Regards
>>
>
>
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2015-04-08 0:37 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-03-30 15:51 [PATCH 1/1] ARM: dts: Add HS400 support for exynos5422-odroidxu3 Markus Reichl
2015-03-31 12:27 ` Markus Reichl
2015-04-07 15:33 ` Markus Reichl
2015-04-08 0:37 ` Jaehoon Chung
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.