From: Zhou Wang <wangzhou1@hisilicon.com>
To: Bjorn Helgaas <bhelgaas@google.com>
Cc: Jingoo Han <jg1.han@samsung.com>,
Mohit Kumar <mohit.kumar@st.com>, "Arnd Bergmann" <arnd@arndb.de>,
<linux-pci@vger.kernel.org>, <gabriele.paoloni@huawei.com>,
<yuanzhichang@hisilicon.com>, <zhangjukuo@huawei.com>,
<liguozhu@hisilicon.com>
Subject: Re: [PATCH] PCI: designware: Add 8 lanes support
Date: Wed, 20 May 2015 11:03:49 +0800 [thread overview]
Message-ID: <555BF995.60209@hisilicon.com> (raw)
In-Reply-To: <20150519232243.GY31666@google.com>
On 2015/5/20 7:22, Bjorn Helgaas wrote:
> On Wed, May 13, 2015 at 02:44:34PM +0800, Zhou Wang wrote:
>> This patch adds 8 lanes support. Following suggestion from Arnd, just split
>> this patch from http://www.spinics.net/lists/linux-pci/msg40467.html
>>
>> Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com>
>
> Applied to pci/host-designware for v4.2, with acks from Jingoo and
> Pratyush. Thanks!
Thanks for the applying and the review from Jingoo and Pratyush.
Best Regards,
Zhou
>
>> ---
>> drivers/pci/host/pcie-designware.c | 8 ++++++++
>> 1 file changed, 8 insertions(+)
>>
>> diff --git a/drivers/pci/host/pcie-designware.c b/drivers/pci/host/pcie-designware.c
>> index 2e9f84f..4ce0aa5 100644
>> --- a/drivers/pci/host/pcie-designware.c
>> +++ b/drivers/pci/host/pcie-designware.c
>> @@ -31,6 +31,7 @@
>> #define PORT_LINK_MODE_1_LANES (0x1 << 16)
>> #define PORT_LINK_MODE_2_LANES (0x3 << 16)
>> #define PORT_LINK_MODE_4_LANES (0x7 << 16)
>> +#define PORT_LINK_MODE_8_LANES (0xf << 16)
>>
>> #define PCIE_LINK_WIDTH_SPEED_CONTROL 0x80C
>> #define PORT_LOGIC_SPEED_CHANGE (0x1 << 17)
>> @@ -38,6 +39,7 @@
>> #define PORT_LOGIC_LINK_WIDTH_1_LANES (0x1 << 8)
>> #define PORT_LOGIC_LINK_WIDTH_2_LANES (0x2 << 8)
>> #define PORT_LOGIC_LINK_WIDTH_4_LANES (0x4 << 8)
>> +#define PORT_LOGIC_LINK_WIDTH_8_LANES (0x8 << 8)
>>
>> #define PCIE_MSI_ADDR_LO 0x820
>> #define PCIE_MSI_ADDR_HI 0x824
>> @@ -778,6 +780,9 @@ void dw_pcie_setup_rc(struct pcie_port *pp)
>> case 4:
>> val |= PORT_LINK_MODE_4_LANES;
>> break;
>> + case 8:
>> + val |= PORT_LINK_MODE_8_LANES;
>> + break;
>> }
>> dw_pcie_writel_rc(pp, val, PCIE_PORT_LINK_CONTROL);
>>
>> @@ -794,6 +799,9 @@ void dw_pcie_setup_rc(struct pcie_port *pp)
>> case 4:
>> val |= PORT_LOGIC_LINK_WIDTH_4_LANES;
>> break;
>> + case 8:
>> + val |= PORT_LOGIC_LINK_WIDTH_8_LANES;
>> + break;
>> }
>> dw_pcie_writel_rc(pp, val, PCIE_LINK_WIDTH_SPEED_CONTROL);
>>
>> --
>> 1.9.1
>>
>> --
>> To unsubscribe from this list: send the line "unsubscribe linux-pci" in
>> the body of a message to majordomo@vger.kernel.org
>> More majordomo info at http://vger.kernel.org/majordomo-info.html
> --
> To unsubscribe from this list: send the line "unsubscribe linux-pci" in
> the body of a message to majordomo@vger.kernel.org
> More majordomo info at http://vger.kernel.org/majordomo-info.html
>
> .
>
next prev parent reply other threads:[~2015-05-20 3:04 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-13 6:44 [PATCH] PCI: designware: Add 8 lanes support Zhou Wang
2015-05-19 23:22 ` Bjorn Helgaas
2015-05-20 3:03 ` Zhou Wang [this message]
-- strict thread matches above, loose matches on Subject: below --
2015-05-13 13:23 Jingoo Han
2015-05-13 14:04 ` Pratyush Anand
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=555BF995.60209@hisilicon.com \
--to=wangzhou1@hisilicon.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=gabriele.paoloni@huawei.com \
--cc=jg1.han@samsung.com \
--cc=liguozhu@hisilicon.com \
--cc=linux-pci@vger.kernel.org \
--cc=mohit.kumar@st.com \
--cc=yuanzhichang@hisilicon.com \
--cc=zhangjukuo@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.