From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:53537)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <serge.fdrv@gmail.com>) id 1Z03IF-0008B2-U1
	for qemu-devel@nongnu.org; Wed, 03 Jun 2015 03:40:56 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <serge.fdrv@gmail.com>) id 1Z03IC-00082C-Fd
	for qemu-devel@nongnu.org; Wed, 03 Jun 2015 03:40:55 -0400
Received: from mail-la0-x232.google.com ([2a00:1450:4010:c03::232]:35177)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <serge.fdrv@gmail.com>) id 1Z03IC-000823-7X
	for qemu-devel@nongnu.org; Wed, 03 Jun 2015 03:40:52 -0400
Received: by labko7 with SMTP id ko7so1443557lab.2
	for <qemu-devel@nongnu.org>; Wed, 03 Jun 2015 00:40:50 -0700 (PDT)
Message-ID: <556EAF80.30901@gmail.com>
Date: Wed, 03 Jun 2015 10:40:48 +0300
From: Sergey Fedorov <serge.fdrv@gmail.com>
MIME-Version: 1.0
References: <1433247661-2555-1-git-send-email-serge.fdrv@gmail.com>
	<556DA6CC.6040802@linaro.org>
	<CAFEAcA-hgDffmBSbrw3_4jVx=3bcngb-sseoZcFj2SW5VX4duQ@mail.gmail.com>
	<CAFEAcA8qHwGZJZw4OR14hbAFcLo7GoVRPZc5g=eE5R+SZed_iw@mail.gmail.com>
In-Reply-To: <CAFEAcA8qHwGZJZw4OR14hbAFcLo7GoVRPZc5g=eE5R+SZed_iw@mail.gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH] target-arm: fix REVIDR reset value
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>, Shannon Zhao <shannon.zhao@linaro.org>
Cc: QEMU Developers <qemu-devel@nongnu.org>

On 02.06.2015 16:28, Peter Maydell wrote:
> On 2 June 2015 at 14:18, Peter Maydell <peter.maydell@linaro.org> wrote:
>> NB: a bug that's been on my todo list for ages is that the comment
>> is incorrect about the wildcard being unnecessary -- this was a
>> misreading of the ARM ARM by me when I wrote that code. v8 *does*
>> retain the aliases of the MIDR at any unoccupied opc2 values
>> in the 0, c0, c0, x space, and we should provide the wildcard
>> encoding here.
> ...*but* this only applies (as far as I can tell) to v8 AArch32;
> v8 AArch64 MIDR has no aliases.
>
> -- PMM

OK, I'm going to fix that as well.

Regards,
Sergey