From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:53975)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1Z0AtB-00039D-Ir
	for qemu-devel@nongnu.org; Wed, 03 Jun 2015 11:47:34 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1Z0At6-0001Pt-H5
	for qemu-devel@nongnu.org; Wed, 03 Jun 2015 11:47:33 -0400
Received: from mail-vn0-x229.google.com ([2607:f8b0:400c:c0f::229]:45148)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1Z0At6-0001Pa-DQ
	for qemu-devel@nongnu.org; Wed, 03 Jun 2015 11:47:28 -0400
Received: by vnbg7 with SMTP id g7so1620343vnb.12
	for <qemu-devel@nongnu.org>; Wed, 03 Jun 2015 08:47:28 -0700 (PDT)
Sender: Richard Henderson <rth7680@gmail.com>
Message-ID: <556F218A.3070006@twiddle.net>
Date: Wed, 03 Jun 2015 08:47:22 -0700
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
References: <BLU436-SMTP1192585B9B5FDF6295FA213B9C80@phx.gbl>
	<BLU437-SMTP1086ADDBFC233B4DD108B9BB9C80@phx.gbl>
	<CAFEAcA8zrut4zN5N8jNCabiYtxMPHxbgu7eevnKoUCfyBh=CxA@mail.gmail.com>
	<BLU436-SMTP4078EF2D5BB78715BA5F61B9B40@phx.gbl>
	<CAFEAcA8iMQXewM23ZfJxn3YokXaKmid8pi6HMKN_2A0zKjmrnw@mail.gmail.com>
In-Reply-To: <CAFEAcA8iMQXewM23ZfJxn3YokXaKmid8pi6HMKN_2A0zKjmrnw@mail.gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 02/10 v11] linux-user: Support tilegx
 architecture in linux-user
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>, Chen Gang <xili_gchen_5257@hotmail.com>
Cc: "walt@tilera.com" <walt@tilera.com>, Chris Metcalf <cmetcalf@ezchip.com>, Riku Voipio <riku.voipio@iki.fi>, =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= <afaerber@suse.de>, qemu-devel <qemu-devel@nongnu.org>

On 06/03/2015 05:34 AM, Peter Maydell wrote:
> You must do something. You can't allow guest code (even
> broken guest code) to make QEMU assert. You need to find
> out what the hardware does here, and do that.

These are I/O registers for IPC.

I believe that the best thing to do is assume protection
is enabled at the "kernel" level, and thus raise the
appropriate exception: SN_ACCESS, IDN_ACCESS, UDN_ACCESS.

That said, I don't have the system architecture manual
handy to check the full details.


r~