* [PATCH 3/4] spi: davinci: change the lower limit of pre-scale divider to 1
@ 2015-06-10 7:18 Murali Karicheri
[not found] ` <1433920705-13068-1-git-send-email-m-karicheri2-l0cyMroinI0@public.gmane.org>
0 siblings, 1 reply; 3+ messages in thread
From: Murali Karicheri @ 2015-06-10 7:18 UTC (permalink / raw)
To: broonie, linux-spi, linux-kernel; +Cc: Murali Karicheri
SPI hardware spec for Keystone specifies a lower value of 0 for pre-scale
divider that is used for generating spi clock which translates to a
clock divider of 2. So fix the lower limit to allow using a higher SPI
clock.
Signed-off-by: Murali Karicheri <m-karicheri2@ti.com>
Acked-by: Sekhar Nori <nsekhar@ti.com>
---
drivers/spi/spi-davinci.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/spi/spi-davinci.c b/drivers/spi/spi-davinci.c
index 5e99106..987afeb 100644
--- a/drivers/spi/spi-davinci.c
+++ b/drivers/spi/spi-davinci.c
@@ -265,7 +265,7 @@ static inline int davinci_spi_get_prescale(struct davinci_spi *dspi,
ret = DIV_ROUND_UP(clk_get_rate(dspi->clk), max_speed_hz);
- if (ret < 3 || ret > 256)
+ if (ret < 1 || ret > 256)
return -EINVAL;
return ret - 1;
--
1.9.1
^ permalink raw reply related [flat|nested] 3+ messages in thread[parent not found: <1433920705-13068-1-git-send-email-m-karicheri2-l0cyMroinI0@public.gmane.org>]
* Re: [PATCH 3/4] spi: davinci: change the lower limit of pre-scale divider to 1 2015-06-10 7:18 [PATCH 3/4] spi: davinci: change the lower limit of pre-scale divider to 1 Murali Karicheri @ 2015-06-10 7:22 ` Murali Karicheri 0 siblings, 0 replies; 3+ messages in thread From: Murali Karicheri @ 2015-06-10 7:22 UTC (permalink / raw) To: broonie-DgEjT+Ai2ygdnm+yROfE0A, linux-spi-u79uwXL29TY76Z2rM5mHXA, linux-kernel-u79uwXL29TY76Z2rM5mHXA On 06/10/2015 03:18 AM, Murali Karicheri wrote: > SPI hardware spec for Keystone specifies a lower value of 0 for pre-scale > divider that is used for generating spi clock which translates to a > clock divider of 2. So fix the lower limit to allow using a higher SPI > clock. > > Signed-off-by: Murali Karicheri <m-karicheri2-l0cyMroinI0@public.gmane.org> > Acked-by: Sekhar Nori <nsekhar-l0cyMroinI0@public.gmane.org> > --- > drivers/spi/spi-davinci.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/spi/spi-davinci.c b/drivers/spi/spi-davinci.c > index 5e99106..987afeb 100644 > --- a/drivers/spi/spi-davinci.c > +++ b/drivers/spi/spi-davinci.c > @@ -265,7 +265,7 @@ static inline int davinci_spi_get_prescale(struct davinci_spi *dspi, > > ret = DIV_ROUND_UP(clk_get_rate(dspi->clk), max_speed_hz); > > - if (ret < 3 || ret > 256) > + if (ret < 1 || ret > 256) > return -EINVAL; > > return ret - 1; > Please ignore this as I messed up the PATCH prefix. I will re-send it with v1 and some updates to the commit log. -- Murali Karicheri Linux Kernel, Keystone -- To unsubscribe from this list: send the line "unsubscribe linux-spi" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH 3/4] spi: davinci: change the lower limit of pre-scale divider to 1 @ 2015-06-10 7:22 ` Murali Karicheri 0 siblings, 0 replies; 3+ messages in thread From: Murali Karicheri @ 2015-06-10 7:22 UTC (permalink / raw) To: broonie, linux-spi, linux-kernel On 06/10/2015 03:18 AM, Murali Karicheri wrote: > SPI hardware spec for Keystone specifies a lower value of 0 for pre-scale > divider that is used for generating spi clock which translates to a > clock divider of 2. So fix the lower limit to allow using a higher SPI > clock. > > Signed-off-by: Murali Karicheri <m-karicheri2@ti.com> > Acked-by: Sekhar Nori <nsekhar@ti.com> > --- > drivers/spi/spi-davinci.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/spi/spi-davinci.c b/drivers/spi/spi-davinci.c > index 5e99106..987afeb 100644 > --- a/drivers/spi/spi-davinci.c > +++ b/drivers/spi/spi-davinci.c > @@ -265,7 +265,7 @@ static inline int davinci_spi_get_prescale(struct davinci_spi *dspi, > > ret = DIV_ROUND_UP(clk_get_rate(dspi->clk), max_speed_hz); > > - if (ret < 3 || ret > 256) > + if (ret < 1 || ret > 256) > return -EINVAL; > > return ret - 1; > Please ignore this as I messed up the PATCH prefix. I will re-send it with v1 and some updates to the commit log. -- Murali Karicheri Linux Kernel, Keystone ^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2015-06-10 7:23 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-06-10 7:18 [PATCH 3/4] spi: davinci: change the lower limit of pre-scale divider to 1 Murali Karicheri
[not found] ` <1433920705-13068-1-git-send-email-m-karicheri2-l0cyMroinI0@public.gmane.org>
2015-06-10 7:22 ` Murali Karicheri
2015-06-10 7:22 ` Murali Karicheri
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.