From mboxrd@z Thu Jan 1 00:00:00 1970 From: Julien Grall Subject: Re: [PATCH v7 6/8] xen/arm: Set 'reg' of cpu node for dom0 to match MPIDR's affinity Date: Thu, 11 Jun 2015 11:05:25 -0400 Message-ID: <5579A3B5.2000800@citrix.com> References: <1434027910-28375-1-git-send-email-cbz@baozis.org> <1434027910-28375-7-git-send-email-cbz@baozis.org> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii"; Format="flowed" Content-Transfer-Encoding: 7bit Return-path: Received: from mail6.bemta3.messagelabs.com ([195.245.230.39]) by lists.xen.org with esmtp (Exim 4.72) (envelope-from ) id 1Z34HU-00037H-3g for xen-devel@lists.xenproject.org; Thu, 11 Jun 2015 15:20:36 +0000 In-Reply-To: <1434027910-28375-7-git-send-email-cbz@baozis.org> List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Sender: xen-devel-bounces@lists.xen.org Errors-To: xen-devel-bounces@lists.xen.org To: Chen Baozi , xen-devel@lists.xenproject.org Cc: Chen Baozi , Ian Campbell List-Id: xen-devel@lists.xenproject.org Hi Chen, On 11/06/2015 09:05, Chen Baozi wrote: > From: Chen Baozi > > According to ARM CPUs bindings, the reg field should match the MPIDR's > affinity bits. We will use AFF0 and AFF1 when constructing the reg value > of the guest at the moment, for it is enough for the current max vcpu > number. > > Signed-off-by: Chen Baozi > Acked-by: Ian Campbell Reviewed-by: Julien Grall Regards, -- Julien Grall