From mboxrd@z Thu Jan 1 00:00:00 1970 From: Yakir Yang Subject: Re: [PATCH v3 0/14] Add Analogix Core Display Port Driver Date: Thu, 20 Aug 2015 03:03:30 -0500 Message-ID: <55D589D2.8080006@rock-chips.com> References: <1439995728-18046-1-git-send-email-ykk@rock-chips.com> <55D557BD.8070004@codeaurora.org> <58DB3289-29F0-4C2D-97F6-EB0555392DF2@gmail.com> <55D5727C.8000109@rock-chips.com> <4EDBEF7E-31F4-45EF-960C-A7C47C650E49@gmail.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; Format="flowed" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <4EDBEF7E-31F4-45EF-960C-A7C47C650E49@gmail.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Jingoo Han Cc: "seanpaul@google.com" , "dri-devel@lists.freedesktop.org" , Andrzej Hajda , Gustavo Padovan , "linux-samsung-soc@vger.kernel.org" , Vincent Palatin , Kishon Vijay Abraham I , "linux-rockchip@lists.infradead.org" , Russell King , Thierry Reding , "devicetree@vger.kernel.org" , Pawel Moll , Ian Campbell , "dianders@google.com" , "ajaynumb@gmail.com" , Rob Herring , "linux-arm-kernel@lists.infradead.org" , Fabio Estevam List-Id: linux-rockchip.vger.kernel.org SGkgSmluZ29vLAoKT24gMDgvMjAvMjAxNSAwMTo1NSBBTSwgSmluZ29vIEhhbiB3cm90ZToKPiBP biAyMDE1LiA4LiAyMC4sIGF0IFBNIDM6MjMsIFlha2lyIFlhbmcgPHlra0Byb2NrLWNoaXBzLmNv bT4gd3JvdGU6Cj4+IEhpIEppbmdvbyAmIEFyY2hpdCwKPj4KPj4KPj4+IE9uIDA4LzIwLzIwMTUg MTI6NTQgQU0sIEppbmdvbyBIYW4gd3JvdGU6Cj4+Pj4gT24gMjAxNS4gOC4gMjAuLCBhdCBQTSAx OjI5LCBBcmNoaXQgVGFuZWphIDxhcmNoaXR0QGNvZGVhdXJvcmEub3JnPiB3cm90ZToKPj4+PiBI aSwKPj4+Pgo+Pj4+PiBPbiAwOC8xOS8yMDE1IDA4OjE4IFBNLCBZYWtpciBZYW5nIHdyb3RlOgo+ Pj4+Pgo+Pj4+PiBIaSBhbGwsCj4+Pj4+ICAgICBUaGUgU2Ftc3VuZyBFeHlub3MgZURQIGNvbnRy b2xsZXIgYW5kIFJvY2tjaGlwIFJLMzI4OCBlRFAgY29udHJvbGxlcgo+Pj4+PiBzaGFyZSB0aGUg c2FtZSBJUCwgc28gYSBsb3Qgb2YgcGFydHMgY2FuIGJlIHJlLXVzZWQuIEkgc3BsaXQgdGhlIGNv bW1vbgo+Pj4+PiBjb2RlIGludG8gYnJpZGdlIGRpcmVjdG9yeSwgdGhlbiByazMyODggYW5kIGV4 eW5vcyBvbmx5IG5lZWQgdG8ga2VlcAo+Pj4+PiBzb21lIHBsYXRmb3JtIGNvZGUuIENhdXNlIEkg Y2FuJ3QgZmluZCB0aGUgZXhhY3QgSVAgbmFtZSBvZiBleHlub3MgZHAKPj4+Pj4gY29udHJvbGxl ciwgc28gSSBkZWNpZGUgdG8gbmFtZSBkcCBjb3JlIGRyaXZlciB3aXRoICJhbmFsb2dpeCIgd2hp Y2ggSQo+Pj4+PiBmaW5kIGluIHJrMzI4OCBlRFAgVFJNIDspCj4+Pj4+Cj4+Pj4+IEJleW9uZCB0 aGF0LCB0aGVyZSBhcmUgdGhyZWUgbGlnaHQgcmVnaXN0ZXJzIHNldHRpbmcgZGlmZmVyZW50cyBi ZXd0ZWVuCj4+Pj4+IGV4eW5vcyBhbmQgcmszMjg4Lgo+Pj4+PiAxLiBSSzMyODggaGF2ZSBmaXZl IHNwZWNpYWwgcGxsIHJlc2lndGVycyB3aGljaCBub3QgaW5kaWNhdGEgaW4gZXh5bm9zCj4+Pj4+ ICAgICBkcCBjb250cm9sbGVyLgo+Pj4+PiAyLiBUaGUgYWRkcmVzcyBvZiBEUF9QSFlfUEQoZHAg cGh5IHBvd2VyIG1hbmFnZXIgcmVnaXN0ZXIpIGFyZSBkaWZmZXJlbnQKPj4+Pj4gICAgIGJldHdl ZW4gcmszMjg4IGFuZCBleHlub3MuCj4+Pj4+IDMuIFJrMzI4OCBhbmQgZXh5bm9zIGhhdmUgZGlm ZmVyZW50IHNldHRpbmcgd2l0aCBBVVhfSFdfUkVUUllfQ1RMKGRwIGRlYnVnCj4+Pj4+ICAgICBy ZWdpc3RlcikuCj4+Pj4+Cj4+Pj4+IEkgaGF2ZSB2ZXJpZmllZCB0aGlzIHNlcmllcyBvbiB0d28g a2luZHMgb2Ygcm9ja2NoaXAgcGxhdGZvcm0gYm9hcmQsIG9uZQo+Pj4+PiBpcyByazMyODggc2Rr IGJvYXJkIHdoaWNoIGNvbm5lY3Qgd2l0aCBhIDJLIGRpc3BsYXkgcG9ydCBtb25pdG9yLCB0aGUg b3RoZXIKPj4+Pj4gaXMgZ29vZ2xlIGplcnJ5IGNocm9tZWJvb2sgd2hpY2ggY29ubmVjdCB3aXRo IGEgZURQIHNjcmVlbiAiY25tLG4xMTZiZ2VlYTIiLAo+Pj4+PiBib3RoIG9mIHRoZW0gd29ya3Mg cmlnaHRsbHkuCj4+Pj4+Cj4+Pj4+IEkgaGF2ZW4ndCB2ZXJpZmllZCB0aGUgZHAgZnVuY3Rpb24g b24gc2Ftc3VuZyBwbGF0Zm9ybSwgY2F1c2UgSSBoYXZlbid0IGdvdAo+Pj4+PiBleHlub3MgYm9h cmRzLiBJIGNhbiBvbmx5IGVuc3VyZSB0aGF0IHRoZXJlIGFyZSBubyBidWlsZCBlcnJvciBvbiBz YW1zdW5nCj4+Pj4+IHBsYXRmb3JtLCB3aXNoIHNvbWUgc2Ftc3VuZyBndXlzIGhlbHAgdG8gdGVz dC4gOykKPj4+Pj4KPj4+Pj4gVGhhbmtzLAo+Pj4+PiAtIFlha2lyCj4+Pj4+Cj4+Pj4+IENoYW5n ZXMgaW4gdjM6Cj4+Pj4+IC0gVGFrZSBUaGllcnJ5IFJlZGluZyBzdWdnZXN0LCBtb3ZlIGV4eW5v cydzIHZpZGVvX3RpbWluZyBjb2RlCj4+Pj4+ICAgIHRvIGFuYWxvZ2l4X2RwLWV4eW5vcyBwbGF0 Zm9ybSBkcml2ZXIsIGFkZCBnZXRfbW9kZXMgbWV0aG9kCj4+Pj4+ICAgIHRvIHN0cnVjdCBhbmFs b2dpeF9kcF9wbGF0X2RhdGEuCj4+Pj4+IC0gVGFrZSBIZWlrbyBzdWdnZXN0LCByZW5hbWUgc29t ZSAic2Ftc3VuZyoiIGR0cyBwcm9wZXJ5IHRvICJhbmFsb2dpeCoiLgo+Pj4+PiAtIFRha2UgVGhp ZXJyeSBSZWRpbmcgc3VnZ2VzdCwgZHluYW1pYyBwYXJzZSB2aWRlbyB0aW1pbmcgaW5mbyBmcm9t Cj4+Pj4+ICAgIHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlIGFuZCBzdHJ1Y3QgZHJtX2Rpc3BsYXlf aW5mby4KPj4+Pj4gLSBUYWtlIFRoaWVycnkgUmVkaW5nIHN1Z2dlc3QsIGxpbmtfcmF0ZSBhbmQg bGFuZV9jb3VudCBzaG91bGRuJ3QgY29uZmlnIHRvCj4+Pj4+ICAgIHRoZSBEVCBwcm9wZXJ0eSB2 YWx1ZSBkaXJlY3RseSwgYnV0IHdlIGNhbiB0YWtlIHRob3NlIGFzIGhhcmR3YXJlIGxpbWl0ZS4K Pj4+Pj4gICAgRm9yIGV4YW1wbGUsIFJLMzI4OCBvbmx5IHN1cHBvcnQgNCBwaHlzaWNhbCBsYW5l cyBvZiAyLjcvMS42MiBHYnBzL2xhbmUsCj4+Pj4+ICAgIHNvIERUIHByb3BlcnR5IHdvdWxkIGxp a2UgImxpbmstcmF0ZSA9IDB4MGEiICJsYW5lLWNvdW50ID0gNCIuCj4+Pj4+IC0gVGFrZSBIZWlr byBzdWdnZXN0LCBhZGQgZGV2aWNldHJlZSBiaW5kaW5nIGRvY3VtZW50cy4KPj4+Pj4gLSBUYWtl IFRoaWVycnkgUmVkaW5nIHN1Z2dlc3QsIHJlbW92ZSBzeW5jIHBvbCAmIGNvbG9yaW1ldHJ5IHBy b3Blcmllcwo+Pj4+PiAgICBmcm9tIHRoZSBuZXcgYW5hbG9naXggZHAgZHJpdmVyIGRldmljZXRy ZWUgYmluZGluZy4KPj4+Pj4gLSBVcGRhdGUgdGhlIGV4aXN0IGV4eW5vcyBkdHNpIGZpbGUgd2l0 aCB0aGUgbGF0ZXN0IERQIERUIHByb3Blcmllcy4KPj4+Pj4gLSBUYWtlIFRoaWVycnkgUmVkaW5n IGFuZCBIZWlrbyBzdWdnZXN0LCBsZWF2ZSAic2Nsa19lZHBfMjRtIiB0byByb2NrY2hpcAo+Pj4+ PiAgICBkcCBwaHkgZHJpdmVyIHdoaWNoIG5hbWUgdG8gIjI0bSIsIGFuZCBsZWF2ZSAic2Nsa19l ZHAiIHRvIGFuYWxvZ2l4IGRwCj4+Pj4+ICAgIGNvcmUgZHJpdmVyIHdoaWNoIG5hbWUgdG8gImRw IiwgYW5kIGxlYXZlICJwY2xrX2VkcCIgdG8gcm9ja2NoaXAgZHAgcGxhdGZvcm0KPj4+Pj4gICAg ZHJpdmVyIHdoaWNoIG5hbWUgdG8gInBjbGsiLgo+Pj4+PiAtIFRha2UgSGVpa28gc3VnZ2VzdCwg YWRkIGRldmljZXRyZWUgYmluZGluZyBkb2N1bWVudC4KPj4+Pj4gLSBUYWtlIEhlaWtvIHN1Z2dl c3QsIHJlbW92ZSAicm9ja2NoaXAscGFuZWwiIERUIHByb3BlcnR5LCB0YWtlIHVzZSBvZiByZW1v dGUKPj4+Pj4gICAgcG9pbnQgdG8gZ2V0IHBhbmVsIG5vZGUuCj4+Pj4+IC0gQWRkIHRoZSBuZXcg ZnVuY3Rpb24gcG9pbnQgYW5hbG9naXhfZHBfcGxhdGRhdGEuZ2V0X21vZGVzIGluaXQuCj4+Pj4+ IC0gVGFrZSBIZWlrbyBzdWdnZXN0LCBhZGQgcm9ja2NoaXAgZHAgcGh5IGRyaXZlciwKPj4+Pj4g ICAgY29sbGVjdCB0aGUgcGh5IGNsb2NrcyBhbmQgcG93ZXIgY29udHJvbC4KPj4+Pj4gLSBBZGQg ImFuYWxvZ2l4LG5lZWQtZm9yY2UtaHBkIiB0byBpbmRpY2F0ZSB3aGV0aGVyIGRyaXZlciBuZWVk IGZvY2UKPj4+Pj4gICAgaHBkIHdoZW4gaHBkIGRldGVjdCBmYWlsZWQuCj4+Pj4+IC0gbW92ZSBk cCBocGQgZGV0ZWN0IHRvIGNvbm5lY3RvciBkZXRlY3QgZnVuY3Rpb24uCj4+Pj4+IC0gQWRkIGVk aWQgbW9kZXMgcGFyc2Ugc3VwcG9ydAo+Pj4+Pgo+Pj4+PiBDaGFuZ2VzIGluIHYyOgo+Pj4+PiAt IFRha2UgSm9lIFByZWNoZXMgYWR2aXNlLCBpbXByb3ZlZCBjb21taXQgbWVzc2FnZSBtb3JlIHJl YWRhYmxlLCBhbmQKPj4+Pj4gICAgYXZvaWQgdXNpbmcgc29tZSB1bmNvbW1vbiBzdHlsZSBsaWtl IGJlbGxvdzoKPj4+Pj4gICAgLSAgcmV0dmFsID0gZXh5bm9zX2RwX3JlYWRfYnl0ZXNfZnJvbV9p MmMoLi4uCj4+Pj4+ICAgICAgICAgICAgICAgICAuLi4pCj4+Pj4+ICAgICsgIHJldHZhbCA9Cj4+ Pj4+ICAgICsgIGV4eW5vc19kcF9yZWFkX2J5dGVzX2Zyb21faTJjKC4uLi4uLik7Cj4+Pj4+IC0g VGFrZSBKaW5nb28gSGFuIHN1Z2dlc3QsIGp1c3QgcmVtb3ZlIG15IG5hbWUgZnJvbSBhdXRob3Ig bGlzdC4KPj4+Pj4gLSBUYWtlIEppbmdvbyBIYW4gc3VnZ2VzdCwgcmVtb3ZlIG5ldyBjb3B5cmln aHQKPj4+Pj4gLSBGaXggY29tcGlsZWQgZmFpbGVkIGR1dCB0byBhbmFsb2dpeF9kcF9kZXZpY2Ug bWlzc3BlbGwKPj4+Pj4gLSBUYWtlIEhlaWtvIHN1Z2dlc3QsIGdldCBwYW5lbCBub2RlIHdpdGgg cmVtb3RlLWVuZHBvaW50IG1ldGhvZCwKPj4+Pj4gICAgYW5kIGNyZWF0ZSBkZXZpY2V0cmVlIGJp bmRpbmcgZm9yIGRyaXZlci4KPj4+Pj4gLSBSZW1vdmUgdGhlIGNsb2NrIGVuYWJsZS9kaXNiYWxl IHdpdGggInNjbGtfZWRwIiAmICJzY2xrX2VkcF8yNG0iLAo+Pj4+PiAgICBsZWF2ZSB0aG9zZSBj bG9jayB0byByb2NrY2hpcCBkcCBwaHkgZHJpdmVyLgo+Pj4+PiAtIEFkZCBHTlUgbGljZW5zZSB2 MiBkZWNsYXJlZCBhbmQgc2Ftc3VuZyBjb3B5cmlnaHQKPj4+Pj4gLSBGaXggY29tcGlsZSBmYWls ZWQgZHV0IHRvIHBoeV9wZF9hZGRyIHZhcmlhYmxlIG1pc3NwZWxsIGVycm9yCj4+Pj4+Cj4+Pj4+ IFlha2lyIFlhbmcgKDE0KToKPj4+Pj4gICAgZHJtOiBleHlub3MvZHA6IGZpeCBjb2RlIHN0eWxl Cj4+Pj4+ICAgIGRybTogZXh5bm9zL2RwOiBjb252ZXJ0IHRvIGRybSBicmlkZ2UgbW9kZQo+Pj4+ PiAgICBkcm06IGJyaWRnZTogYW5hbG9naXhfZHA6IHNwbGl0IGV4eW5vcyBkcCBkcml2ZXIgdG8g YnJpZGdlIGRpcgo+Pj4+PiAgICBkcm06IGJyaWRnZS9hbmFsb2dpeF9kcDogZHluYW1pYyBwYXJz ZSBzeW5jX3BvbCAmIGludGVybGFjZSAmCj4+Pj4+ICAgICAgY29sb3JpbWV0cnkKPj4+Pj4gICAg ZHJtOiBicmlkZ2UvYW5hbG9naXhfZHA6IGZpeCBsaW5rX3JhdGUgJiBsYW5lX2NvdW50IGJ1Zwo+ Pj4+PiAgICBEb2N1bWVudGF0aW9uOiBkcm0vYnJpZGdlOiBhZGQgZG9jdW1lbnQgZm9yIGFuYWxv Z2l4X2RwCj4+Pj4+ICAgIGRybTogcm9ja2NoaXAvZHA6IGFkZCByb2NrY2hpcCBwbGF0Zm9ybSBk cCBkcml2ZXIKPj4+Pj4gICAgcGh5OiBBZGQgZHJpdmVyIGZvciByb2NrY2hpcCBEaXNwbGF5IFBv cnQgUEhZCj4+Pj4+ICAgIGRybTogYnJpZGdlL2FuYWxvZ2l4X2RwOiBhZGQgcGxhdGZvcm0gZGV2 aWNlIHR5cGUgc3VwcG9ydAo+Pj4+PiAgICBkcm06IGJyaWRnZTogYW5hbG9naXhfZHA6IGFkZCBz b21lIHJrMzI4OCBzcGVjaWFsIHJlZ2lzdGVycyBzZXR0aW5nCj4+Pj4+ICAgIGRybTogYnJpZGdl OiBhbmFsb2dpeF9kcDogdHJ5IGZvcmNlIGhwZCBhZnRlciBwbHVnIGluIGxvb2t1cCBmYWlsZWQK Pj4+Pj4gICAgZHJtOiBicmlkZ2UvYW5hbG9naXhfZHA6IGV4cGFuZCB0aGUgZGVsYXkgdGltZSBm b3IgaHBkIGRldGVjdAo+Pj4+PiAgICBkcm06IGJyaWRnZS9hbmFsb2dpeF9kcDogbW92ZSBocGQg ZGV0ZWN0IHRvIGNvbm5lY3RvciBkZXRlY3QgZnVuY3Rpb24KPj4+Pj4gICAgZHJtOiBicmlkZ2Uv YW5hbG9naXhfZHA6IGFkZCBlZGlkIG1vZGVzIHBhcnNlIGluIGdldF9tb2RlcyBtZXRob2QKPj4+ Pj4KPj4+Pj4gICAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9kcm0vYnJpZGdlL2FuYWxvZ2l4X2Rw LnR4dCB8ICAgNzMgKwo+Pj4+PiAgIC4uLi9kZXZpY2V0cmVlL2JpbmRpbmdzL3BoeS9yb2NrY2hp cC1kcC1waHkudHh0ICAgIHwgICAyNiArCj4+Pj4+ICAgLi4uL2JpbmRpbmdzL3ZpZGVvL2FuYWxv Z2l4X2RwLXJvY2tjaGlwLnR4dCAgICAgICAgfCAgIDgzICsrCj4+Pj4+ICAgLi4uL2RldmljZXRy ZWUvYmluZGluZ3MvdmlkZW8vZXh5bm9zX2RwLnR4dCAgICAgICAgfCAgIDUxICstCj4+Pj4+ICAg YXJjaC9hcm0vYm9vdC9kdHMvZXh5bm9zNTI1MC1hcm5kYWxlLmR0cyAgICAgICAgICAgfCAgIDEw ICstCj4+Pj4+ICAgYXJjaC9hcm0vYm9vdC9kdHMvZXh5bm9zNTI1MC1zbWRrNTI1MC5kdHMgICAg ICAgICAgfCAgIDEwICstCj4+Pj4+ICAgYXJjaC9hcm0vYm9vdC9kdHMvZXh5bm9zNTI1MC1zbm93 LmR0cyAgICAgICAgICAgICAgfCAgIDEyICstCj4+Pj4+ICAgYXJjaC9hcm0vYm9vdC9kdHMvZXh5 bm9zNTI1MC1zcHJpbmcuZHRzICAgICAgICAgICAgfCAgIDEyICstCj4+Pj4+ICAgYXJjaC9hcm0v Ym9vdC9kdHMvZXh5bm9zNTQyMC1wZWFjaC1waXQuZHRzICAgICAgICAgfCAgIDEyICstCj4+Pj4+ ICAgYXJjaC9hcm0vYm9vdC9kdHMvZXh5bm9zNTQyMC1zbWRrNTQyMC5kdHMgICAgICAgICAgfCAg IDEwICstCj4+Pj4+ICAgYXJjaC9hcm0vYm9vdC9kdHMvZXh5bm9zNTgwMC1wZWFjaC1waS5kdHMg ICAgICAgICAgfCAgIDEyICstCj4+Pj4+ICAgZHJpdmVycy9ncHUvZHJtL2JyaWRnZS9LY29uZmln ICAgICAgICAgICAgICAgICAgICAgfCAgICA1ICsKPj4+Pj4gICBkcml2ZXJzL2dwdS9kcm0vYnJp ZGdlL01ha2VmaWxlICAgICAgICAgICAgICAgICAgICB8ICAgIDEgKwo+Pj4+PiAgIGRyaXZlcnMv Z3B1L2RybS9icmlkZ2UvYW5hbG9naXhfZHBfY29yZS5jICAgICAgICAgIHwgMTM4MiArKysrKysr KysrKysrKysrKysrCj4+Pj4+ICAgZHJpdmVycy9ncHUvZHJtL2JyaWRnZS9hbmFsb2dpeF9kcF9j b3JlLmggICAgICAgICAgfCAgMjg2ICsrKysKPj4+Pj4gICBkcml2ZXJzL2dwdS9kcm0vYnJpZGdl L2FuYWxvZ2l4X2RwX3JlZy5jICAgICAgICAgICB8IDEyOTQgKysrKysrKysrKysrKysrKysrCj4+ Pj4+ICAgLi4uL2V4eW5vc19kcF9yZWcuaCA9PiBicmlkZ2UvYW5hbG9naXhfZHBfcmVnLmh9ICAg fCAgMjcwICsrLS0KPj4+Pj4gICBkcml2ZXJzL2dwdS9kcm0vZXh5bm9zL0tjb25maWcgICAgICAg ICAgICAgICAgICAgICB8ICAgIDUgKy0KPj4+Pj4gICBkcml2ZXJzL2dwdS9kcm0vZXh5bm9zL01h a2VmaWxlICAgICAgICAgICAgICAgICAgICB8ICAgIDIgKy0KPj4+Pj4gICBkcml2ZXJzL2dwdS9k cm0vZXh5bm9zL2FuYWxvZ2l4X2RwLWV4eW5vcy5jICAgICAgICB8ICAzNDcgKysrKysKPj4+Pj4g ICBkcml2ZXJzL2dwdS9kcm0vZXh5bm9zL2V4eW5vc19kcF9jb3JlLmMgICAgICAgICAgICB8IDE0 MTYgLS0tLS0tLS0tLS0tLS0tLS0tLS0KPj4+Pj4gICBkcml2ZXJzL2dwdS9kcm0vZXh5bm9zL2V4 eW5vc19kcF9jb3JlLmggICAgICAgICAgICB8ICAyODIgLS0tLQo+Pj4+PiAgIGRyaXZlcnMvZ3B1 L2RybS9leHlub3MvZXh5bm9zX2RwX3JlZy5jICAgICAgICAgICAgIHwgMTI2MyAtLS0tLS0tLS0t LS0tLS0tLQo+Pj4+PiAgIGRyaXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9LY29uZmlnIHwgICAgOSAr Cj4+Pj4+ICAgZHJpdmVycy9ncHUvZHJtL3JvY2tjaGlwL01ha2VmaWxlICAgICAgICAgICAgICAg ICAgfCAgICAxICsKPj4+Pj4gICBkcml2ZXJzL2dwdS9kcm0vcm9ja2NoaXAvYW5hbG9naXhfZHAt cm9ja2NoaXAuYyAgICB8ICAzOTAgKysrKysrCj4+Pj4+ICAgZHJpdmVycy9waHkvS2NvbmZpZyAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgfCAgICA3ICsKPj4+Pj4gICBkcml2ZXJzL3Bo eS9NYWtlZmlsZSAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICB8ICAgIDEgKwo+Pj4+PiAg IGRyaXZlcnMvcGh5L3BoeS1yb2NrY2hpcC1kcC5jICAgICAgICAgICAgICAgICAgICAgIHwgIDE4 NSArKysKPj4+Pj4gICBpbmNsdWRlL2RybS9icmlkZ2UvYW5hbG9naXhfZHAuaCB8ICAgNDAgKwo+ Pj4+PiAgIDMwIGZpbGVzIGNoYW5nZWQsIDQzMjUgaW5zZXJ0aW9ucygrKSwgMzE3MiBkZWxldGlv bnMoLSkKPj4+Pj4gICBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVl L2JpbmRpbmdzL2RybS9icmlkZ2UvYW5hbG9naXhfZHAudHh0Cj4+Pj4+ICAgY3JlYXRlIG1vZGUg MTAwNjQ0IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9waHkvcm9ja2NoaXAtZHAt cGh5LnR4dAo+Pj4+PiAgIGNyZWF0ZSBtb2RlIDEwMDY0NCBEb2N1bWVudGF0aW9uL2RldmljZXRy ZWUvYmluZGluZ3MvdmlkZW8vYW5hbG9naXhfZHAtcm9ja2NoaXAudHh0Cj4+Pj4+ICAgY3JlYXRl IG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9icmlkZ2UvYW5hbG9naXhfZHBfY29yZS5jCj4+ Pj4+ICAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9icmlkZ2UvYW5hbG9naXhf ZHBfY29yZS5oCj4+Pj4+ICAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9icmlk Z2UvYW5hbG9naXhfZHBfcmVnLmMKPj4+PiBNaW5vciBjb21tZW50OiBTaW5jZSB0aGVyZSBhcmUg YSBmZXcgZmlsZXMgcmVxdWlyZWQgZm9yIHRoZSBkcml2ZXIsCj4+Pj4gY291bGQgeW91IGNyZWF0 ZSBhIHNlcGFyYXRlIGZvbGRlciB3aXRoaW4gZHJpdmVycy9ncHUvZHJtL2JyaWRnZT8KPj4+IEkg YWdyZWUgb24gdGhpcyBvcGluaW9uLgo+Pj4gVGhhbmsgeW91Lgo+PiBUaGFua3MgZm9yIHlvdXIg Y29tbWVudCA7KQo+Pgo+PiBZZWFoLCBicmlkZ2UvIGhhdmUgYmVlbiBhZGQgZm91ciBuZXcgZmls ZXMgZm9yIHRoaXMgZHJpdmVyLCBpdCB3b3VsZCBiZSBiZXR0ZXIgdG8KPj4gY29sbGVjdCBpbnRv IGEgc2VwYXJhdGUgZm9sZGVyLgo+Pgo+PiBJJ20gd29uZGVyaW5nIHNob3VsZCBJIGp1c3QgbmFt ZSB0aGUgZm9sZGVyIHdpdGggImFuYWxvZ2l4X2RwLyIsIG9yIHdlIGNhbiBtYWtlCj4+IGl0IG1v cmUgY29tbW9uIChsaWtlICJhbmFsb2dpeC8iKT8gKHBlcnNvbmFsbHkgSSBkbyBsaWtlIHRoZSBs YXN0IG9uZSkKPiBJIHByZWZlciAiYW5hbG9naXgiLgoKT2theSA6KQoKLSBZYWtpcgoKPiBCZXN0 IHJlZ2FyZHMsCj4gSmluZ29vIEhhbgo+Cj4+IFRoYW5rcywKPj4gLSBZYWtpcgo+Pj4gQmVzdCBy ZWdhcmRzLAo+Pj4gSmluZ29vIEhhbgo+Pj4KPj4+PiBUaGFua3MsCj4+Pj4gQXJjaGl0Cj4+Pj4K Pj4+PiAtLSAKPj4+PiBRdWFsY29tbSBJbm5vdmF0aW9uIENlbnRlciwgSW5jLiBpcyBhIG1lbWJl ciBvZiBDb2RlIEF1cm9yYSBGb3J1bSwKPj4+PiBhIExpbnV4IEZvdW5kYXRpb24gQ29sbGFib3Jh dGl2ZSBQcm9qZWN0Cj4+Cj4KPgoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fCmRyaS1kZXZlbCBtYWlsaW5nIGxpc3QKZHJpLWRldmVsQGxpc3RzLmZyZWVk ZXNrdG9wLm9yZwpodHRwOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8v ZHJpLWRldmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 From: ykk@rock-chips.com (Yakir Yang) Date: Thu, 20 Aug 2015 03:03:30 -0500 Subject: [PATCH v3 0/14] Add Analogix Core Display Port Driver In-Reply-To: <4EDBEF7E-31F4-45EF-960C-A7C47C650E49@gmail.com> References: <1439995728-18046-1-git-send-email-ykk@rock-chips.com> <55D557BD.8070004@codeaurora.org> <58DB3289-29F0-4C2D-97F6-EB0555392DF2@gmail.com> <55D5727C.8000109@rock-chips.com> <4EDBEF7E-31F4-45EF-960C-A7C47C650E49@gmail.com> Message-ID: <55D589D2.8080006@rock-chips.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hi Jingoo, On 08/20/2015 01:55 AM, Jingoo Han wrote: > On 2015. 8. 20., at PM 3:23, Yakir Yang wrote: >> Hi Jingoo & Archit, >> >> >>> On 08/20/2015 12:54 AM, Jingoo Han wrote: >>>> On 2015. 8. 20., at PM 1:29, Archit Taneja wrote: >>>> Hi, >>>> >>>>> On 08/19/2015 08:18 PM, Yakir Yang wrote: >>>>> >>>>> Hi all, >>>>> The Samsung Exynos eDP controller and Rockchip RK3288 eDP controller >>>>> share the same IP, so a lot of parts can be re-used. I split the common >>>>> code into bridge directory, then rk3288 and exynos only need to keep >>>>> some platform code. Cause I can't find the exact IP name of exynos dp >>>>> controller, so I decide to name dp core driver with "analogix" which I >>>>> find in rk3288 eDP TRM ;) >>>>> >>>>> Beyond that, there are three light registers setting differents bewteen >>>>> exynos and rk3288. >>>>> 1. RK3288 have five special pll resigters which not indicata in exynos >>>>> dp controller. >>>>> 2. The address of DP_PHY_PD(dp phy power manager register) are different >>>>> between rk3288 and exynos. >>>>> 3. Rk3288 and exynos have different setting with AUX_HW_RETRY_CTL(dp debug >>>>> register). >>>>> >>>>> I have verified this series on two kinds of rockchip platform board, one >>>>> is rk3288 sdk board which connect with a 2K display port monitor, the other >>>>> is google jerry chromebook which connect with a eDP screen "cnm,n116bgeea2", >>>>> both of them works rightlly. >>>>> >>>>> I haven't verified the dp function on samsung platform, cause I haven't got >>>>> exynos boards. I can only ensure that there are no build error on samsung >>>>> platform, wish some samsung guys help to test. ;) >>>>> >>>>> Thanks, >>>>> - Yakir >>>>> >>>>> Changes in v3: >>>>> - Take Thierry Reding suggest, move exynos's video_timing code >>>>> to analogix_dp-exynos platform driver, add get_modes method >>>>> to struct analogix_dp_plat_data. >>>>> - Take Heiko suggest, rename some "samsung*" dts propery to "analogix*". >>>>> - Take Thierry Reding suggest, dynamic parse video timing info from >>>>> struct drm_display_mode and struct drm_display_info. >>>>> - Take Thierry Reding suggest, link_rate and lane_count shouldn't config to >>>>> the DT property value directly, but we can take those as hardware limite. >>>>> For example, RK3288 only support 4 physical lanes of 2.7/1.62 Gbps/lane, >>>>> so DT property would like "link-rate = 0x0a" "lane-count = 4". >>>>> - Take Heiko suggest, add devicetree binding documents. >>>>> - Take Thierry Reding suggest, remove sync pol & colorimetry properies >>>>> from the new analogix dp driver devicetree binding. >>>>> - Update the exist exynos dtsi file with the latest DP DT properies. >>>>> - Take Thierry Reding and Heiko suggest, leave "sclk_edp_24m" to rockchip >>>>> dp phy driver which name to "24m", and leave "sclk_edp" to analogix dp >>>>> core driver which name to "dp", and leave "pclk_edp" to rockchip dp platform >>>>> driver which name to "pclk". >>>>> - Take Heiko suggest, add devicetree binding document. >>>>> - Take Heiko suggest, remove "rockchip,panel" DT property, take use of remote >>>>> point to get panel node. >>>>> - Add the new function point analogix_dp_platdata.get_modes init. >>>>> - Take Heiko suggest, add rockchip dp phy driver, >>>>> collect the phy clocks and power control. >>>>> - Add "analogix,need-force-hpd" to indicate whether driver need foce >>>>> hpd when hpd detect failed. >>>>> - move dp hpd detect to connector detect function. >>>>> - Add edid modes parse support >>>>> >>>>> Changes in v2: >>>>> - Take Joe Preches advise, improved commit message more readable, and >>>>> avoid using some uncommon style like bellow: >>>>> - retval = exynos_dp_read_bytes_from_i2c(... >>>>> ...) >>>>> + retval = >>>>> + exynos_dp_read_bytes_from_i2c(......); >>>>> - Take Jingoo Han suggest, just remove my name from author list. >>>>> - Take Jingoo Han suggest, remove new copyright >>>>> - Fix compiled failed dut to analogix_dp_device misspell >>>>> - Take Heiko suggest, get panel node with remote-endpoint method, >>>>> and create devicetree binding for driver. >>>>> - Remove the clock enable/disbale with "sclk_edp" & "sclk_edp_24m", >>>>> leave those clock to rockchip dp phy driver. >>>>> - Add GNU license v2 declared and samsung copyright >>>>> - Fix compile failed dut to phy_pd_addr variable misspell error >>>>> >>>>> Yakir Yang (14): >>>>> drm: exynos/dp: fix code style >>>>> drm: exynos/dp: convert to drm bridge mode >>>>> drm: bridge: analogix_dp: split exynos dp driver to bridge dir >>>>> drm: bridge/analogix_dp: dynamic parse sync_pol & interlace & >>>>> colorimetry >>>>> drm: bridge/analogix_dp: fix link_rate & lane_count bug >>>>> Documentation: drm/bridge: add document for analogix_dp >>>>> drm: rockchip/dp: add rockchip platform dp driver >>>>> phy: Add driver for rockchip Display Port PHY >>>>> drm: bridge/analogix_dp: add platform device type support >>>>> drm: bridge: analogix_dp: add some rk3288 special registers setting >>>>> drm: bridge: analogix_dp: try force hpd after plug in lookup failed >>>>> drm: bridge/analogix_dp: expand the delay time for hpd detect >>>>> drm: bridge/analogix_dp: move hpd detect to connector detect function >>>>> drm: bridge/analogix_dp: add edid modes parse in get_modes method >>>>> >>>>> .../devicetree/bindings/drm/bridge/analogix_dp.txt | 73 + >>>>> .../devicetree/bindings/phy/rockchip-dp-phy.txt | 26 + >>>>> .../bindings/video/analogix_dp-rockchip.txt | 83 ++ >>>>> .../devicetree/bindings/video/exynos_dp.txt | 51 +- >>>>> arch/arm/boot/dts/exynos5250-arndale.dts | 10 +- >>>>> arch/arm/boot/dts/exynos5250-smdk5250.dts | 10 +- >>>>> arch/arm/boot/dts/exynos5250-snow.dts | 12 +- >>>>> arch/arm/boot/dts/exynos5250-spring.dts | 12 +- >>>>> arch/arm/boot/dts/exynos5420-peach-pit.dts | 12 +- >>>>> arch/arm/boot/dts/exynos5420-smdk5420.dts | 10 +- >>>>> arch/arm/boot/dts/exynos5800-peach-pi.dts | 12 +- >>>>> drivers/gpu/drm/bridge/Kconfig | 5 + >>>>> drivers/gpu/drm/bridge/Makefile | 1 + >>>>> drivers/gpu/drm/bridge/analogix_dp_core.c | 1382 +++++++++++++++++++ >>>>> drivers/gpu/drm/bridge/analogix_dp_core.h | 286 ++++ >>>>> drivers/gpu/drm/bridge/analogix_dp_reg.c | 1294 ++++++++++++++++++ >>>>> .../exynos_dp_reg.h => bridge/analogix_dp_reg.h} | 270 ++-- >>>>> drivers/gpu/drm/exynos/Kconfig | 5 +- >>>>> drivers/gpu/drm/exynos/Makefile | 2 +- >>>>> drivers/gpu/drm/exynos/analogix_dp-exynos.c | 347 +++++ >>>>> drivers/gpu/drm/exynos/exynos_dp_core.c | 1416 -------------------- >>>>> drivers/gpu/drm/exynos/exynos_dp_core.h | 282 ---- >>>>> drivers/gpu/drm/exynos/exynos_dp_reg.c | 1263 ----------------- >>>>> drivers/gpu/drm/rockchip/Kconfig | 9 + >>>>> drivers/gpu/drm/rockchip/Makefile | 1 + >>>>> drivers/gpu/drm/rockchip/analogix_dp-rockchip.c | 390 ++++++ >>>>> drivers/phy/Kconfig | 7 + >>>>> drivers/phy/Makefile | 1 + >>>>> drivers/phy/phy-rockchip-dp.c | 185 +++ >>>>> include/drm/bridge/analogix_dp.h | 40 + >>>>> 30 files changed, 4325 insertions(+), 3172 deletions(-) >>>>> create mode 100644 Documentation/devicetree/bindings/drm/bridge/analogix_dp.txt >>>>> create mode 100644 Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt >>>>> create mode 100644 Documentation/devicetree/bindings/video/analogix_dp-rockchip.txt >>>>> create mode 100644 drivers/gpu/drm/bridge/analogix_dp_core.c >>>>> create mode 100644 drivers/gpu/drm/bridge/analogix_dp_core.h >>>>> create mode 100644 drivers/gpu/drm/bridge/analogix_dp_reg.c >>>> Minor comment: Since there are a few files required for the driver, >>>> could you create a separate folder within drivers/gpu/drm/bridge? >>> I agree on this opinion. >>> Thank you. >> Thanks for your comment ;) >> >> Yeah, bridge/ have been add four new files for this driver, it would be better to >> collect into a separate folder. >> >> I'm wondering should I just name the folder with "analogix_dp/", or we can make >> it more common (like "analogix/")? (personally I do like the last one) > I prefer "analogix". Okay :) - Yakir > Best regards, > Jingoo Han > >> Thanks, >> - Yakir >>> Best regards, >>> Jingoo Han >>> >>>> Thanks, >>>> Archit >>>> >>>> -- >>>> Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, >>>> a Linux Foundation Collaborative Project >> > > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752362AbbHTIED (ORCPT ); Thu, 20 Aug 2015 04:04:03 -0400 Received: from regular1.263xmail.com ([211.150.99.140]:36221 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752145AbbHTIDw (ORCPT ); Thu, 20 Aug 2015 04:03:52 -0400 X-263anti-spam: KSV:0; X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-KSVirus-check: 0 X-ABS-CHECKED: 4 X-ADDR-CHECKED: 0 X-RL-SENDER: ykk@rock-chips.com X-FST-TO: andy.yan@rock-chips.com X-SENDER-IP: 191.101.57.25 X-LOGIN-NAME: ykk@rock-chips.com X-UNIQUE-TAG: <83709bc73e02eba1333992d4bdd867ab> X-ATTACHMENT-NUM: 0 X-DNS-TYPE: 0 Message-ID: <55D589D2.8080006@rock-chips.com> Date: Thu, 20 Aug 2015 03:03:30 -0500 From: Yakir Yang User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.6.0 MIME-Version: 1.0 To: Jingoo Han CC: Archit Taneja , Heiko Stuebner , Thierry Reding , Fabio Estevam , Inki Dae , "joe@perches.com" , Russell King , "seanpaul@google.com" , "dri-devel@lists.freedesktop.org" , Andrzej Hajda , Gustavo Padovan , "linux-samsung-soc@vger.kernel.org" , Vincent Palatin , "linux-rockchip@lists.infradead.org" , Kishon Vijay Abraham I , "devicetree@vger.kernel.org" , Pawel Moll , Ian Campbell , "dianders@google.com" , Rob Herring , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" , Kyungmin Park , "djkurtz@google.com" , Kumar Gala , "ajaynumb@gmail.com" , Andy Yan Subject: Re: [PATCH v3 0/14] Add Analogix Core Display Port Driver References: <1439995728-18046-1-git-send-email-ykk@rock-chips.com> <55D557BD.8070004@codeaurora.org> <58DB3289-29F0-4C2D-97F6-EB0555392DF2@gmail.com> <55D5727C.8000109@rock-chips.com> <4EDBEF7E-31F4-45EF-960C-A7C47C650E49@gmail.com> In-Reply-To: <4EDBEF7E-31F4-45EF-960C-A7C47C650E49@gmail.com> Content-Type: text/plain; charset=windows-1252; format=flowed Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Jingoo, On 08/20/2015 01:55 AM, Jingoo Han wrote: > On 2015. 8. 20., at PM 3:23, Yakir Yang wrote: >> Hi Jingoo & Archit, >> >> >>> On 08/20/2015 12:54 AM, Jingoo Han wrote: >>>> On 2015. 8. 20., at PM 1:29, Archit Taneja wrote: >>>> Hi, >>>> >>>>> On 08/19/2015 08:18 PM, Yakir Yang wrote: >>>>> >>>>> Hi all, >>>>> The Samsung Exynos eDP controller and Rockchip RK3288 eDP controller >>>>> share the same IP, so a lot of parts can be re-used. I split the common >>>>> code into bridge directory, then rk3288 and exynos only need to keep >>>>> some platform code. Cause I can't find the exact IP name of exynos dp >>>>> controller, so I decide to name dp core driver with "analogix" which I >>>>> find in rk3288 eDP TRM ;) >>>>> >>>>> Beyond that, there are three light registers setting differents bewteen >>>>> exynos and rk3288. >>>>> 1. RK3288 have five special pll resigters which not indicata in exynos >>>>> dp controller. >>>>> 2. The address of DP_PHY_PD(dp phy power manager register) are different >>>>> between rk3288 and exynos. >>>>> 3. Rk3288 and exynos have different setting with AUX_HW_RETRY_CTL(dp debug >>>>> register). >>>>> >>>>> I have verified this series on two kinds of rockchip platform board, one >>>>> is rk3288 sdk board which connect with a 2K display port monitor, the other >>>>> is google jerry chromebook which connect with a eDP screen "cnm,n116bgeea2", >>>>> both of them works rightlly. >>>>> >>>>> I haven't verified the dp function on samsung platform, cause I haven't got >>>>> exynos boards. I can only ensure that there are no build error on samsung >>>>> platform, wish some samsung guys help to test. ;) >>>>> >>>>> Thanks, >>>>> - Yakir >>>>> >>>>> Changes in v3: >>>>> - Take Thierry Reding suggest, move exynos's video_timing code >>>>> to analogix_dp-exynos platform driver, add get_modes method >>>>> to struct analogix_dp_plat_data. >>>>> - Take Heiko suggest, rename some "samsung*" dts propery to "analogix*". >>>>> - Take Thierry Reding suggest, dynamic parse video timing info from >>>>> struct drm_display_mode and struct drm_display_info. >>>>> - Take Thierry Reding suggest, link_rate and lane_count shouldn't config to >>>>> the DT property value directly, but we can take those as hardware limite. >>>>> For example, RK3288 only support 4 physical lanes of 2.7/1.62 Gbps/lane, >>>>> so DT property would like "link-rate = 0x0a" "lane-count = 4". >>>>> - Take Heiko suggest, add devicetree binding documents. >>>>> - Take Thierry Reding suggest, remove sync pol & colorimetry properies >>>>> from the new analogix dp driver devicetree binding. >>>>> - Update the exist exynos dtsi file with the latest DP DT properies. >>>>> - Take Thierry Reding and Heiko suggest, leave "sclk_edp_24m" to rockchip >>>>> dp phy driver which name to "24m", and leave "sclk_edp" to analogix dp >>>>> core driver which name to "dp", and leave "pclk_edp" to rockchip dp platform >>>>> driver which name to "pclk". >>>>> - Take Heiko suggest, add devicetree binding document. >>>>> - Take Heiko suggest, remove "rockchip,panel" DT property, take use of remote >>>>> point to get panel node. >>>>> - Add the new function point analogix_dp_platdata.get_modes init. >>>>> - Take Heiko suggest, add rockchip dp phy driver, >>>>> collect the phy clocks and power control. >>>>> - Add "analogix,need-force-hpd" to indicate whether driver need foce >>>>> hpd when hpd detect failed. >>>>> - move dp hpd detect to connector detect function. >>>>> - Add edid modes parse support >>>>> >>>>> Changes in v2: >>>>> - Take Joe Preches advise, improved commit message more readable, and >>>>> avoid using some uncommon style like bellow: >>>>> - retval = exynos_dp_read_bytes_from_i2c(... >>>>> ...) >>>>> + retval = >>>>> + exynos_dp_read_bytes_from_i2c(......); >>>>> - Take Jingoo Han suggest, just remove my name from author list. >>>>> - Take Jingoo Han suggest, remove new copyright >>>>> - Fix compiled failed dut to analogix_dp_device misspell >>>>> - Take Heiko suggest, get panel node with remote-endpoint method, >>>>> and create devicetree binding for driver. >>>>> - Remove the clock enable/disbale with "sclk_edp" & "sclk_edp_24m", >>>>> leave those clock to rockchip dp phy driver. >>>>> - Add GNU license v2 declared and samsung copyright >>>>> - Fix compile failed dut to phy_pd_addr variable misspell error >>>>> >>>>> Yakir Yang (14): >>>>> drm: exynos/dp: fix code style >>>>> drm: exynos/dp: convert to drm bridge mode >>>>> drm: bridge: analogix_dp: split exynos dp driver to bridge dir >>>>> drm: bridge/analogix_dp: dynamic parse sync_pol & interlace & >>>>> colorimetry >>>>> drm: bridge/analogix_dp: fix link_rate & lane_count bug >>>>> Documentation: drm/bridge: add document for analogix_dp >>>>> drm: rockchip/dp: add rockchip platform dp driver >>>>> phy: Add driver for rockchip Display Port PHY >>>>> drm: bridge/analogix_dp: add platform device type support >>>>> drm: bridge: analogix_dp: add some rk3288 special registers setting >>>>> drm: bridge: analogix_dp: try force hpd after plug in lookup failed >>>>> drm: bridge/analogix_dp: expand the delay time for hpd detect >>>>> drm: bridge/analogix_dp: move hpd detect to connector detect function >>>>> drm: bridge/analogix_dp: add edid modes parse in get_modes method >>>>> >>>>> .../devicetree/bindings/drm/bridge/analogix_dp.txt | 73 + >>>>> .../devicetree/bindings/phy/rockchip-dp-phy.txt | 26 + >>>>> .../bindings/video/analogix_dp-rockchip.txt | 83 ++ >>>>> .../devicetree/bindings/video/exynos_dp.txt | 51 +- >>>>> arch/arm/boot/dts/exynos5250-arndale.dts | 10 +- >>>>> arch/arm/boot/dts/exynos5250-smdk5250.dts | 10 +- >>>>> arch/arm/boot/dts/exynos5250-snow.dts | 12 +- >>>>> arch/arm/boot/dts/exynos5250-spring.dts | 12 +- >>>>> arch/arm/boot/dts/exynos5420-peach-pit.dts | 12 +- >>>>> arch/arm/boot/dts/exynos5420-smdk5420.dts | 10 +- >>>>> arch/arm/boot/dts/exynos5800-peach-pi.dts | 12 +- >>>>> drivers/gpu/drm/bridge/Kconfig | 5 + >>>>> drivers/gpu/drm/bridge/Makefile | 1 + >>>>> drivers/gpu/drm/bridge/analogix_dp_core.c | 1382 +++++++++++++++++++ >>>>> drivers/gpu/drm/bridge/analogix_dp_core.h | 286 ++++ >>>>> drivers/gpu/drm/bridge/analogix_dp_reg.c | 1294 ++++++++++++++++++ >>>>> .../exynos_dp_reg.h => bridge/analogix_dp_reg.h} | 270 ++-- >>>>> drivers/gpu/drm/exynos/Kconfig | 5 +- >>>>> drivers/gpu/drm/exynos/Makefile | 2 +- >>>>> drivers/gpu/drm/exynos/analogix_dp-exynos.c | 347 +++++ >>>>> drivers/gpu/drm/exynos/exynos_dp_core.c | 1416 -------------------- >>>>> drivers/gpu/drm/exynos/exynos_dp_core.h | 282 ---- >>>>> drivers/gpu/drm/exynos/exynos_dp_reg.c | 1263 ----------------- >>>>> drivers/gpu/drm/rockchip/Kconfig | 9 + >>>>> drivers/gpu/drm/rockchip/Makefile | 1 + >>>>> drivers/gpu/drm/rockchip/analogix_dp-rockchip.c | 390 ++++++ >>>>> drivers/phy/Kconfig | 7 + >>>>> drivers/phy/Makefile | 1 + >>>>> drivers/phy/phy-rockchip-dp.c | 185 +++ >>>>> include/drm/bridge/analogix_dp.h | 40 + >>>>> 30 files changed, 4325 insertions(+), 3172 deletions(-) >>>>> create mode 100644 Documentation/devicetree/bindings/drm/bridge/analogix_dp.txt >>>>> create mode 100644 Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt >>>>> create mode 100644 Documentation/devicetree/bindings/video/analogix_dp-rockchip.txt >>>>> create mode 100644 drivers/gpu/drm/bridge/analogix_dp_core.c >>>>> create mode 100644 drivers/gpu/drm/bridge/analogix_dp_core.h >>>>> create mode 100644 drivers/gpu/drm/bridge/analogix_dp_reg.c >>>> Minor comment: Since there are a few files required for the driver, >>>> could you create a separate folder within drivers/gpu/drm/bridge? >>> I agree on this opinion. >>> Thank you. >> Thanks for your comment ;) >> >> Yeah, bridge/ have been add four new files for this driver, it would be better to >> collect into a separate folder. >> >> I'm wondering should I just name the folder with "analogix_dp/", or we can make >> it more common (like "analogix/")? (personally I do like the last one) > I prefer "analogix". Okay :) - Yakir > Best regards, > Jingoo Han > >> Thanks, >> - Yakir >>> Best regards, >>> Jingoo Han >>> >>>> Thanks, >>>> Archit >>>> >>>> -- >>>> Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, >>>> a Linux Foundation Collaborative Project >> > >