diff for duplicates of <55DE144A.4090202@broadcom.com> diff --git a/a/1.txt b/N1/1.txt index e5fa237..7ef5980 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -9,7 +9,7 @@ On 15-08-25 04:36 PM, Olof Johansson wrote: > is. I only got a couple of them in my inbox, and this one wasn't one > of them. :) > -> On Thu, Aug 20, 2015 at 10:46 AM, Jon Mason <jonmason@broadcom.com> wrote: +> On Thu, Aug 20, 2015 at 10:46 AM, Jon Mason <jonmason-dY08KVG/lbpWk0Htik3J/w@public.gmane.org> wrote: >> Add a very minimalistic set of Northstar Plus Device Tree files which >> describes the SoC and the BCM958625 implementation. The perpherials >> described are: @@ -20,10 +20,10 @@ On 15-08-25 04:36 PM, Olof Johansson wrote: >> PL310 L2 Cache >> ARM A9 Global timer >> ->> Signed-off-by: Jon Mason <jonmason@broadcom.com> ->> Signed-off-by: Kapil Hali <kapilh@broadcom.com> ->> Reviewed-by: Ray Jui <rjui@broadcom.com> ->> Reviewed-by: Scott Branden <sbranden@broadcom.com> +>> Signed-off-by: Jon Mason <jonmason-dY08KVG/lbpWk0Htik3J/w@public.gmane.org> +>> Signed-off-by: Kapil Hali <kapilh-dY08KVG/lbpWk0Htik3J/w@public.gmane.org> +>> Reviewed-by: Ray Jui <rjui-dY08KVG/lbpWk0Htik3J/w@public.gmane.org> +>> Reviewed-by: Scott Branden <sbranden-dY08KVG/lbpWk0Htik3J/w@public.gmane.org> > > Seeing reviewed-by already attached to a v1 of a patchset has limited > value for someone on the outside. @@ -102,7 +102,7 @@ http://lkml.iu.edu/hypermail/linux/kernel/1411.1/01109.html >> + #address-cells = <1>; >> + #size-cells = <0>; >> + ->> + cpu at 0 { +>> + cpu@0 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a9"; >> + next-level-cache = <&L2>; @@ -122,7 +122,7 @@ http://lkml.iu.edu/hypermail/linux/kernel/1411.1/01109.html >> + }; >> + }; >> + ->> + uart0: serial at 18000300 { +>> + uart0: serial@18000300 { >> + compatible = "ns16550a"; >> + reg = <0x18000300 0x100>; >> + interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>; @@ -130,7 +130,7 @@ http://lkml.iu.edu/hypermail/linux/kernel/1411.1/01109.html >> + status = "disabled"; >> + }; >> + ->> + uart1: serial at 18000400 { +>> + uart1: serial@18000400 { >> + compatible = "ns16550a"; >> + reg = <0x18000400 0x100>; >> + interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>; @@ -138,7 +138,7 @@ http://lkml.iu.edu/hypermail/linux/kernel/1411.1/01109.html >> + status = "disabled"; >> + }; >> + ->> + gic: interrupt-controller at 19021000 { +>> + gic: interrupt-controller@19021000 { >> + compatible = "arm,cortex-a9-gic"; >> + #interrupt-cells = <3>; >> + #address-cells = <0>; @@ -154,7 +154,7 @@ http://lkml.iu.edu/hypermail/linux/kernel/1411.1/01109.html >> + cache-level = <2>; >> + }; >> + ->> + timer at 19020200 { +>> + timer@19020200 { >> + compatible = "arm,cortex-a9-global-timer"; >> + reg = <0x19020200 0x100>; >> + interrupts = <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>; @@ -223,11 +223,11 @@ This is the bare bones DTS. I'm sure Jon will activate NAND once tested - it "should" work with the same driver that Cygnus and STB chips use. >> + ->> + uart0: serial at 18000300 { +>> + uart0: serial@18000300 { >> + status = "okay"; >> + }; >> + ->> + uart1: serial at 18000400 { +>> + uart1: serial@18000400 { >> + status = "okay"; >> + }; > @@ -247,3 +247,7 @@ This is the bare bones DTS. I'm sure Jon will activate NAND once tested Regards, Scott +-- +To unsubscribe from this list: send the line "unsubscribe devicetree" in +the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org +More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N1/content_digest index a846e7f..e27deae 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,9 +1,21 @@ "ref\01440092804-25726-1-git-send-email-jonmason@broadcom.com\0" "ref\0CAOesGMhE40_mfZCD2PqcTObE_Gz_6rKFwhf3-6kZY4n9Yxn2rQ@mail.gmail.com\0" - "From\0sbranden@broadcom.com (Scott Branden)\0" - "Subject\0[PATCH 2/5] ARM: NSP: add minimal Northstar Plus device tree\0" + "ref\0CAOesGMhE40_mfZCD2PqcTObE_Gz_6rKFwhf3-6kZY4n9Yxn2rQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0" + "From\0Scott Branden <sbranden-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\0" + "Subject\0Re: [PATCH 2/5] ARM: NSP: add minimal Northstar Plus device tree\0" "Date\0Wed, 26 Aug 2015 12:32:26 -0700\0" - "To\0linux-arm-kernel@lists.infradead.org\0" + "To\0Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>" + " Jon Mason <jonmason-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\0" + "Cc\0Florian Fainelli <f.fainelli-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>" + Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> + Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org> + Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> + Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org> + Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> + devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org> + linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org> + Broadcom Kernel Feedback List <bcm-kernel-feedback-list-dY08KVG/lbpWk0Htik3J/w@public.gmane.org> + " Kapil Hali <kapilh-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\0" "\00:1\0" "b\0" "Hi Olof,\n" @@ -17,7 +29,7 @@ "> is. I only got a couple of them in my inbox, and this one wasn't one\n" "> of them. :)\n" ">\n" - "> On Thu, Aug 20, 2015 at 10:46 AM, Jon Mason <jonmason@broadcom.com> wrote:\n" + "> On Thu, Aug 20, 2015 at 10:46 AM, Jon Mason <jonmason-dY08KVG/lbpWk0Htik3J/w@public.gmane.org> wrote:\n" ">> Add a very minimalistic set of Northstar Plus Device Tree files which\n" ">> describes the SoC and the BCM958625 implementation. The perpherials\n" ">> described are:\n" @@ -28,10 +40,10 @@ ">> PL310 L2 Cache\n" ">> ARM A9 Global timer\n" ">>\n" - ">> Signed-off-by: Jon Mason <jonmason@broadcom.com>\n" - ">> Signed-off-by: Kapil Hali <kapilh@broadcom.com>\n" - ">> Reviewed-by: Ray Jui <rjui@broadcom.com>\n" - ">> Reviewed-by: Scott Branden <sbranden@broadcom.com>\n" + ">> Signed-off-by: Jon Mason <jonmason-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\n" + ">> Signed-off-by: Kapil Hali <kapilh-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\n" + ">> Reviewed-by: Ray Jui <rjui-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\n" + ">> Reviewed-by: Scott Branden <sbranden-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\n" ">\n" "> Seeing reviewed-by already attached to a v1 of a patchset has limited\n" "> value for someone on the outside.\n" @@ -110,7 +122,7 @@ ">> + #address-cells = <1>;\n" ">> + #size-cells = <0>;\n" ">> +\n" - ">> + cpu at 0 {\n" + ">> + cpu@0 {\n" ">> + device_type = \"cpu\";\n" ">> + compatible = \"arm,cortex-a9\";\n" ">> + next-level-cache = <&L2>;\n" @@ -130,7 +142,7 @@ ">> + };\n" ">> + };\n" ">> +\n" - ">> + uart0: serial at 18000300 {\n" + ">> + uart0: serial@18000300 {\n" ">> + compatible = \"ns16550a\";\n" ">> + reg = <0x18000300 0x100>;\n" ">> + interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;\n" @@ -138,7 +150,7 @@ ">> + status = \"disabled\";\n" ">> + };\n" ">> +\n" - ">> + uart1: serial at 18000400 {\n" + ">> + uart1: serial@18000400 {\n" ">> + compatible = \"ns16550a\";\n" ">> + reg = <0x18000400 0x100>;\n" ">> + interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;\n" @@ -146,7 +158,7 @@ ">> + status = \"disabled\";\n" ">> + };\n" ">> +\n" - ">> + gic: interrupt-controller at 19021000 {\n" + ">> + gic: interrupt-controller@19021000 {\n" ">> + compatible = \"arm,cortex-a9-gic\";\n" ">> + #interrupt-cells = <3>;\n" ">> + #address-cells = <0>;\n" @@ -162,7 +174,7 @@ ">> + cache-level = <2>;\n" ">> + };\n" ">> +\n" - ">> + timer at 19020200 {\n" + ">> + timer@19020200 {\n" ">> + compatible = \"arm,cortex-a9-global-timer\";\n" ">> + reg = <0x19020200 0x100>;\n" ">> + interrupts = <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>;\n" @@ -231,11 +243,11 @@ "- it \"should\" work with the same driver that Cygnus and STB chips use.\n" "\n" ">> +\n" - ">> + uart0: serial at 18000300 {\n" + ">> + uart0: serial@18000300 {\n" ">> + status = \"okay\";\n" ">> + };\n" ">> +\n" - ">> + uart1: serial at 18000400 {\n" + ">> + uart1: serial@18000400 {\n" ">> + status = \"okay\";\n" ">> + };\n" ">\n" @@ -254,6 +266,10 @@ ">\n" "\n" "Regards,\n" - Scott + " Scott\n" + "--\n" + "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" + "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" + More majordomo info at http://vger.kernel.org/majordomo-info.html -b2db60ac7a0c83006bb7b46da2834bca9ff6745eed41b931d73e8dead34639dc +11a5cf47e2204b3a7f568df011ac4c529c1e9b88f1eb6ec1590ca19d49e6dcb9
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.