From mboxrd@z Thu Jan 1 00:00:00 1970 From: Xing Zheng Subject: Re: [PATCH v2 2/9] clk: rockchip: add dt-binding header for rk3036 Date: Thu, 24 Sep 2015 10:17:56 +0800 Message-ID: <56035D54.6010701@rock-chips.com> References: <1442478540-15068-1-git-send-email-zhengxing@rock-chips.com> <1442478540-15068-3-git-send-email-zhengxing@rock-chips.com> <4652891.YJvoSYeOLF@diego> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; Format="flowed" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <4652891.YJvoSYeOLF@diego> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+glpar-linux-rockchip=m.gmane.org-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org To: =?UTF-8?B?SGVpa28gU3TDvGJuZXI=?= Cc: Mark Rutland , devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Pawel Moll , Ian Campbell , linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, Rob Herring , Kumar Gala List-Id: linux-rockchip.vger.kernel.org T24gMjAxNeW5tDA55pyIMTfml6UgMTc6MjUsIEhlaWtvIFN0w7xibmVyIHdyb3RlOgo+IEFtIERv bm5lcnN0YWcsIDE3LiBTZXB0ZW1iZXIgMjAxNSwgMTY6Mjg6NTMgc2NocmllYiBYaW5nIFpoZW5n Ogo+PiBBZGQgdGhlIGR0LWJpbmRpbmdzIGhlYWRlciBmb3IgdGhlIHJrMzAzNiwgdGhhdCBnZXRz IHNoYXJlZCBiZXR3ZWVuCj4+IHRoZSBjbG9jayBjb250cm9sbGVyIGFuZCB0aGUgY2xvY2sgcmVm ZXJlbmNlcyBpbiB0aGUgZHRzLgo+Pgo+PiBTaWduZWQtb2ZmLWJ5OiBYaW5nIFpoZW5nPHpoZW5n eGluZ0Byb2NrLWNoaXBzLmNvbT4KPj4gLS0tCj4+Cj4+IENoYW5nZXMgaW4gdjI6IE5vbmUKPj4K Pj4gICBpbmNsdWRlL2R0LWJpbmRpbmdzL2Nsb2NrL3JrMzAzNi1jcnUuaCB8ICAxOTgKPj4gKysr KysrKysrKysrKysrKysrKysrKysrKysrKysrKysgMSBmaWxlIGNoYW5nZWQsIDE5OCBpbnNlcnRp b25zKCspCj4+ICAgY3JlYXRlIG1vZGUgMTAwNjQ0IGluY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2sv cmszMDM2LWNydS5oCj4+Cj4+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2R0LWJpbmRpbmdzL2Nsb2Nr L3JrMzAzNi1jcnUuaAo+PiBiL2luY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2svcmszMDM2LWNydS5o IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4+IGluZGV4IDAwMDAwMDAuLmIwMDMzZWYKPj4gLS0tIC9k ZXYvbnVsbAo+PiArKysgYi9pbmNsdWRlL2R0LWJpbmRpbmdzL2Nsb2NrL3JrMzAzNi1jcnUuaAo+ PiBAQCAtMCwwICsxLDE5OCBAQAo+PiArLyoKPj4gKyAqIENvcHlyaWdodCAoYykgMjAxNCBNdW5k b1JlYWRlciBTLkwuCj4+ICsgKiBBdXRob3I6IEhlaWtvIFN0dWVibmVyPGhlaWtvQHNudGVjaC5k ZT4KPiB5b3UgY2FuIHByb2JhYmx5IGRyb3AgdGhhdCBjb3B5cmlnaHQgbGluZSAuLi4gSSBkaWRu J3QgZG8gYW55dGhpbmcgaGVyZSA7LSkKT0ssIGRvbmUuIDopCj4KPj4gKyAqCj4+ICsgKiBDb3B5 cmlnaHQgKGMpIDIwMTUgUm9ja2NoaXAgRWxlY3Ryb25pY3MgQ28uIEx0ZC4KPj4gKyAqIEF1dGhv cjogWGluZyBaaGVuZzx6aGVuZ3hpbmdAcm9jay1jaGlwcy5jb20+Cj4+ICsgKgo+PiArICogVGhp cyBwcm9ncmFtIGlzIGZyZWUgc29mdHdhcmU7IHlvdSBjYW4gcmVkaXN0cmlidXRlIGl0IGFuZC9v ciBtb2RpZnkKPj4gKyAqIGl0IHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUgR05VIEdlbmVyYWwgUHVi bGljIExpY2Vuc2UgYXMgcHVibGlzaGVkIGJ5Cj4+ICsgKiB0aGUgRnJlZSBTb2Z0d2FyZSBGb3Vu ZGF0aW9uOyBlaXRoZXIgdmVyc2lvbiAyIG9mIHRoZSBMaWNlbnNlLCBvcgo+PiArICogKGF0IHlv dXIgb3B0aW9uKSBhbnkgbGF0ZXIgdmVyc2lvbi4KPj4gKyAqCj4+ICsgKiBUaGlzIHByb2dyYW0g aXMgZGlzdHJpYnV0ZWQgaW4gdGhlIGhvcGUgdGhhdCBpdCB3aWxsIGJlIHVzZWZ1bCwKPj4gKyAq IGJ1dCBXSVRIT1VUIEFOWSBXQVJSQU5UWTsgd2l0aG91dCBldmVuIHRoZSBpbXBsaWVkIHdhcnJh bnR5IG9mCj4+ICsgKiBNRVJDSEFOVEFCSUxJVFkgb3IgRklUTkVTUyBGT1IgQSBQQVJUSUNVTEFS IFBVUlBPU0UuICBTZWUgdGhlCj4+ICsgKiBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5zZSBmb3Ig bW9yZSBkZXRhaWxzLgo+PiArICovCj4+ICsKPj4gKyNpZm5kZWYgX0RUX0JJTkRJTkdTX0NMS19S T0NLQ0hJUF9SSzMwMzZfSAo+PiArI2RlZmluZSBfRFRfQklORElOR1NfQ0xLX1JPQ0tDSElQX1JL MzAzNl9ICj4+ICsKPj4gKy8qIGNvcmUgY2xvY2tzICovCj4+ICsjZGVmaW5lIFBMTF9BUExMCQkx Cj4+ICsjZGVmaW5lIFBMTF9EUExMCQkyCj4+ICsjZGVmaW5lIFBMTF9HUExMCQkzCj4+ICsjZGVm aW5lIEFSTUNMSwkJCTQKPj4gKwo+PiArLyogc2NsayBnYXRlcyAoc3BlY2lhbCBjbG9ja3MpICov Cj4geW91IGhhdmUgYSBsb3Qgb2YgZ2FwcyBpbiB0aGUgbnVtYmVyaW5nIC4uLiBpbnRlbnRpb25h bD8KT2gsIEkgdGhpbmsgSSByZWZlcmVuY2VkIHRvICJyazMyODgtY3J1LmgiIGFuZCBjdXQgc29t ZSB1c2VsZXNzIApudW1iZXJpbmcgZnJvbSBpdCBmb3IgcmszMDM2Cj4KPiBvdGhlcndpc2UKPiBS ZXZpZXdlZC1ieTogSGVpa28gU3R1ZWJuZXI8aGVpa29Ac250ZWNoLmRlPgpEb25lLgo+PiArI2Rl ZmluZSBTQ0xLX0dQVQkJNjQKPj4gKyNkZWZpbmUgU0NMS19TUEkJCTY1Cj4+ICsjZGVmaW5lIFND TEtfU0RNTUMJCTY4Cj4+ICsjZGVmaW5lIFNDTEtfU0RJTwkJNjkKPj4gKyNkZWZpbmUgU0NMS19F TU1DCQk3MQo+PiArI2RlZmluZSBTQ0xLX05BTkRDCQk3Ngo+PiArI2RlZmluZSBTQ0xLX1VBUlQw CQk3Nwo+PiArI2RlZmluZSBTQ0xLX1VBUlQxCQk3OAo+PiArI2RlZmluZSBTQ0xLX1VBUlQyCQk3 OQo+PiArI2RlZmluZSBTQ0xLX0kyUwkJODIKPj4gKyNkZWZpbmUgU0NMS19TUERJRgkJODMKPj4g KyNkZWZpbmUgU0NMS19USU1FUjAJCTg1Cj4+ICsjZGVmaW5lIFNDTEtfVElNRVIxCQk4Ngo+PiAr I2RlZmluZSBTQ0xLX1RJTUVSMgkJODcKPj4gKyNkZWZpbmUgU0NMS19USU1FUjMJCTg4Cj4+ICsj ZGVmaW5lIFNDTEtfT1RHUEhZMAkJOTMKPj4gKyNkZWZpbmUgU0NMS19PVEdQSFkxCQk5NAo+PiAr I2RlZmluZSBTQ0xLX0xDREMJCTEwMAo+PiArI2RlZmluZSBTQ0xLX0hETUkJCTEwOQo+PiArI2Rl ZmluZSBTQ0xLX0hFVkMJCTExMQo+PiArI2RlZmluZSBTQ0xLX0kyU19PVVQJCTExMwo+PiArI2Rl ZmluZSBTQ0xLX1NETU1DX0RSVgkJMTE0Cj4+ICsjZGVmaW5lIFNDTEtfU0RJT19EUlYJCTExNQo+ PiArI2RlZmluZSBTQ0xLX0VNTUNfRFJWCQkxMTcKPj4gKyNkZWZpbmUgU0NMS19TRE1NQ19TQU1Q TEUJMTE4Cj4+ICsjZGVmaW5lIFNDTEtfU0RJT19TQU1QTEUJMTE5Cj4+ICsjZGVmaW5lIFNDTEtf RU1NQ19TQU1QTEUJMTIxCj4+ICsjZGVmaW5lIFNDTEtfUFZUTV9DT1JFICAgICAgICAgIDEyMwo+ PiArI2RlZmluZSBTQ0xLX1BWVE1fR1BVICAgICAgICAgICAxMjQKPj4gKyNkZWZpbmUgU0NMS19Q VlRNX1ZJREVPICAgICAgICAgMTI1Cj4+ICsjZGVmaW5lIFNDTEtfTUFDCQkxNTEKPj4gKyNkZWZp bmUgU0NMS19NQUNSRUYJCTE1Mgo+PiArI2RlZmluZSBTQ0xLX1NGQwkJMTYwCj4+ICsKPj4gKyNk ZWZpbmUgRENMS19MQ0RDCQkxOTAKPj4gKwo+PiArLyogYWNsayBnYXRlcyAqLwo+PiArI2RlZmlu ZSBBQ0xLX0RNQUMyCQkxOTQKPj4gKyNkZWZpbmUgQUNMS19MQ0RDCQkxOTcKPj4gKyNkZWZpbmUg QUNMS19WSU8JCTIwMwo+PiArI2RlZmluZSBBQ0xLX1ZDT0RFQwkJMjA4Cj4+ICsjZGVmaW5lIEFD TEtfQ1BVCQkyMDkKPj4gKyNkZWZpbmUgQUNMS19QRVJJCQkyMTAKPj4gKwo+PiArLyogcGNsayBn YXRlcyAqLwo+PiArI2RlZmluZSBQQ0xLX0dQSU8wCQkzMjAKPj4gKyNkZWZpbmUgUENMS19HUElP MQkJMzIxCj4+ICsjZGVmaW5lIFBDTEtfR1BJTzIJCTMyMgo+PiArI2RlZmluZSBQQ0xLX0dSRgkJ MzI5Cj4+ICsjZGVmaW5lIFBDTEtfSTJDMAkJMzMyCj4+ICsjZGVmaW5lIFBDTEtfSTJDMQkJMzMz Cj4+ICsjZGVmaW5lIFBDTEtfSTJDMgkJMzM0Cj4+ICsjZGVmaW5lIFBDTEtfU1BJCQkzMzgKPj4g KyNkZWZpbmUgUENMS19VQVJUMAkJMzQxCj4+ICsjZGVmaW5lIFBDTEtfVUFSVDEJCTM0Mgo+PiAr I2RlZmluZSBQQ0xLX1VBUlQyCQkzNDMKPj4gKyNkZWZpbmUgUENMS19QV00JCTM1MAo+PiArI2Rl ZmluZSBQQ0xLX1RJTUVSCQkzNTMKPj4gKyNkZWZpbmUgUENMS19IRE1JCQkzNjAKPj4gKyNkZWZp bmUgUENMS19DUFUJCTM2Mgo+PiArI2RlZmluZSBQQ0xLX1BFUkkJCTM2Mwo+PiArI2RlZmluZSBQ Q0xLX0REUlVQQ1RMCQkzNjQKPj4gKyNkZWZpbmUgUENMS19XRFQJCTM2OAo+PiArCj4+ICsvKiBo Y2xrIGdhdGVzICovCj4+ICsjZGVmaW5lIEhDTEtfT1RHMAkJNDQ5Cj4+ICsjZGVmaW5lIEhDTEtf T1RHMQkJNDUwCj4+ICsjZGVmaW5lIEhDTEtfTkFOREMJCTQ1Mwo+PiArI2RlZmluZSBIQ0xLX1NE TU1DCQk0NTYKPj4gKyNkZWZpbmUgSENMS19TRElPCQk0NTcKPj4gKyNkZWZpbmUgSENMS19FTU1D CQk0NTkKPj4gKyNkZWZpbmUgSENMS19JMlMJCTQ2Mgo+PiArI2RlZmluZSBIQ0xLX0xDREMJCTQ2 NQo+PiArI2RlZmluZSBIQ0xLX1JPTQkJNDY3Cj4+ICsjZGVmaW5lIEhDTEtfVklPX0JVUwkJNDcy Cj4+ICsjZGVmaW5lIEhDTEtfVkNPREVDCQk0NzYKPj4gKyNkZWZpbmUgSENMS19DUFUJCTQ3Nwo+ PiArI2RlZmluZSBIQ0xLX1BFUkkJCTQ3OAo+PiArCj4+ICsjZGVmaW5lIENMS19OUl9DTEtTCQko SENMS19QRVJJICsgMSkKPj4gKwo+PiArLyogc29mdC1yZXNldCBpbmRpY2VzICovCj4+ICsjZGVm aW5lIFNSU1RfQ09SRTAJCTAKPj4gKyNkZWZpbmUgU1JTVF9DT1JFMQkJMQo+PiArI2RlZmluZSBT UlNUX0NPUkUwX0RCRwkJNAo+PiArI2RlZmluZSBTUlNUX0NPUkUxX0RCRwkJNQo+PiArI2RlZmlu ZSBTUlNUX0NPUkUwX1BPUgkJOAo+PiArI2RlZmluZSBTUlNUX0NPUkUxX1BPUgkJOQo+PiArI2Rl ZmluZSBTUlNUX0wyQwkJMTIKPj4gKyNkZWZpbmUgU1JTVF9UT1BEQkcJCTEzCj4+ICsjZGVmaW5l IFNSU1RfU1RSQ19TWVNfQQkJMTQKPj4gKyNkZWZpbmUgU1JTVF9QRF9DT1JFX05JVQkxNQo+PiAr Cj4+ICsjZGVmaW5lIFNSU1RfVElNRVIyCQkxNgo+PiArI2RlZmluZSBTUlNUX0NQVVNZU19ICQkx Nwo+PiArI2RlZmluZSBTUlNUX0FIQjJBUEJfSAkJMTkKPj4gKyNkZWZpbmUgU1JTVF9USU1FUjMJ CTIwCj4+ICsjZGVmaW5lIFNSU1RfSU5UTUVNCQkyMQo+PiArI2RlZmluZSBTUlNUX1JPTQkJMjIK Pj4gKyNkZWZpbmUgU1JTVF9QRVJJX05JVQkJMjMKPj4gKyNkZWZpbmUgU1JTVF9JMlMJCTI0Cj4+ ICsjZGVmaW5lIFNSU1RfRERSX1BMTAkJMjUKPj4gKyNkZWZpbmUgU1JTVF9HUFVfRExMCQkyNgo+ PiArI2RlZmluZSBTUlNUX1RJTUVSMAkJMjcKPj4gKyNkZWZpbmUgU1JTVF9USU1FUjEJCTI4Cj4+ ICsjZGVmaW5lIFNSU1RfQ09SRV9ETEwJCTI5Cj4+ICsjZGVmaW5lIFNSU1RfRUZVU0VfUAkJMzAK Pj4gKyNkZWZpbmUgU1JTVF9BQ09ERUNfUAkJMzEKPj4gKwo+PiArI2RlZmluZSBTUlNUX0dQSU8w CQkzMgo+PiArI2RlZmluZSBTUlNUX0dQSU8xCQkzMwo+PiArI2RlZmluZSBTUlNUX0dQSU8yCQkz NAo+PiArI2RlZmluZSBTUlNUX1VBUlQwCQkzOQo+PiArI2RlZmluZSBTUlNUX1VBUlQxCQk0MAo+ PiArI2RlZmluZSBTUlNUX1VBUlQyCQk0MQo+PiArI2RlZmluZSBTUlNUX0kyQzAJCTQzCj4+ICsj ZGVmaW5lIFNSU1RfSTJDMQkJNDQKPj4gKyNkZWZpbmUgU1JTVF9JMkMyCQk0NQo+PiArI2RlZmlu ZSBTUlNUX1NGQwkJNDcKPj4gKwo+PiArI2RlZmluZSBTUlNUX1BXTTAJCTQ4Cj4+ICsjZGVmaW5l IFNSU1RfREFQCQk1MQo+PiArI2RlZmluZSBTUlNUX0RBUF9TWVMJCTUyCj4+ICsjZGVmaW5lIFNS U1RfR1JGCQk1NQo+PiArI2RlZmluZSBTUlNUX1BFUklQSFNZU19BCTU3Cj4+ICsjZGVmaW5lIFNS U1RfUEVSSVBIU1lTX0gJNTgKPj4gKyNkZWZpbmUgU1JTVF9QRVJJUEhTWVNfUAk1OQo+PiArI2Rl ZmluZSBTUlNUX0NQVV9QRVJJCQk2MQo+PiArI2RlZmluZSBTUlNUX0VNRU1fUEVSSQkJNjIKPj4g KyNkZWZpbmUgU1JTVF9VU0JfUEVSSQkJNjMKPj4gKwo+PiArI2RlZmluZSBTUlNUX0RNQTIJCTY0 Cj4+ICsjZGVmaW5lIFNSU1RfTUFDCQk2Ngo+PiArI2RlZmluZSBTUlNUX05BTkRDCQk2OAo+PiAr I2RlZmluZSBTUlNUX1VTQk9URzAJCTY5Cj4+ICsjZGVmaW5lIFNSU1RfT1RHQzAJCTcxCj4+ICsj ZGVmaW5lIFNSU1RfVVNCT1RHMQkJNzIKPj4gKyNkZWZpbmUgU1JTVF9PVEdDMQkJNzQKPj4gKyNk ZWZpbmUgU1JTVF9ERFJNU0NICQk3OQo+PiArCj4+ICsjZGVmaW5lIFNSU1RfTU1DMAkJODEKPj4g KyNkZWZpbmUgU1JTVF9TRElPCQk4Mgo+PiArI2RlZmluZSBTUlNUX0VNTUMJCTgzCj4+ICsjZGVm aW5lIFNSU1RfU1BJMAkJODQKPj4gKyNkZWZpbmUgU1JTVF9XRFQJCTg2Cj4+ICsjZGVmaW5lIFNS U1RfRERSUEhZCQk4OAo+PiArI2RlZmluZSBTUlNUX0REUlBIWV9QCQk4OQo+PiArI2RlZmluZSBT UlNUX0REUkNUUkwJCTkwCj4+ICsjZGVmaW5lIFNSU1RfRERSQ1RSTF9QCQk5MQo+PiArCj4+ICsj ZGVmaW5lIFNSU1RfSERNSV9QCQk5Ngo+PiArI2RlZmluZSBTUlNUX1ZJT19CVVNfSAkJOTkKPj4g KyNkZWZpbmUgU1JTVF9VVE1JMAkJMTAzCj4+ICsjZGVmaW5lIFNSU1RfVVRNSTEJCTEwNAo+PiAr I2RlZmluZSBTUlNUX1VTQlBPUgkJMTA1Cj4+ICsKPj4gKyNkZWZpbmUgU1JTVF9WQ09ERUNfQQkJ MTEyCj4+ICsjZGVmaW5lIFNSU1RfVkNPREVDX0gJCTExMwo+PiArI2RlZmluZSBTUlNUX1ZJTzFf QQkJMTE0Cj4+ICsjZGVmaW5lIFNSU1RfSEVWQwkJMTE1Cj4+ICsjZGVmaW5lIFNSU1RfVkNPREVD X05JVV9BCTExNgo+PiArI2RlZmluZSBTUlNUX0xDREMxX0EJCTExNwo+PiArI2RlZmluZSBTUlNU X0xDREMxX0gJCTExOAo+PiArI2RlZmluZSBTUlNUX0xDREMxX0QJCTExOQo+PiArI2RlZmluZSBT UlNUX0dQVQkJMTIwCj4+ICsjZGVmaW5lIFNSU1RfR1BVX05JVV9BCQkxMjIKPj4gKwo+PiArI2Rl ZmluZSBTUlNUX0RCR19QCQkxMzEKPj4gKwo+PiArI2VuZGlmCj4KPgo+CgoKCl9fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCkxpbnV4LXJvY2tjaGlwIG1haWxp bmcgbGlzdApMaW51eC1yb2NrY2hpcEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5p bmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtcm9ja2NoaXAK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932442AbbIXCUt (ORCPT ); Wed, 23 Sep 2015 22:20:49 -0400 Received: from regular1.263xmail.com ([211.150.99.139]:49275 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754918AbbIXCUq (ORCPT ); Wed, 23 Sep 2015 22:20:46 -0400 X-263anti-spam: KSV:0;BIG:0;ABS:1;DNS:0;ATT:0;SPF:S; X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-KSVirus-check: 0 X-ABS-CHECKED: 1 X-SKE-CHECKED: 1 X-ADDR-CHECKED: 0 X-RL-SENDER: zhengxing@rock-chips.com X-FST-TO: heiko@sntech.de X-SENDER-IP: 58.22.7.114 X-LOGIN-NAME: zhengxing@rock-chips.com X-UNIQUE-TAG: <214b4419b5ffec53ad2b5d7cbeb9ef19> X-ATTACHMENT-NUM: 0 X-DNS-TYPE: 0 Message-ID: <56035D54.6010701@rock-chips.com> Date: Thu, 24 Sep 2015 10:17:56 +0800 From: Xing Zheng User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:11.0) Gecko/20120410 Thunderbird/11.0.1 MIME-Version: 1.0 To: =?UTF-8?B?SGVpa28gU3TDvGJuZXI=?= CC: linux-rockchip@lists.infradead.org, Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH v2 2/9] clk: rockchip: add dt-binding header for rk3036 References: <1442478540-15068-1-git-send-email-zhengxing@rock-chips.com> <1442478540-15068-3-git-send-email-zhengxing@rock-chips.com> <4652891.YJvoSYeOLF@diego> In-Reply-To: <4652891.YJvoSYeOLF@diego> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2015年09月17日 17:25, Heiko Stübner wrote: > Am Donnerstag, 17. September 2015, 16:28:53 schrieb Xing Zheng: >> Add the dt-bindings header for the rk3036, that gets shared between >> the clock controller and the clock references in the dts. >> >> Signed-off-by: Xing Zheng >> --- >> >> Changes in v2: None >> >> include/dt-bindings/clock/rk3036-cru.h | 198 >> ++++++++++++++++++++++++++++++++ 1 file changed, 198 insertions(+) >> create mode 100644 include/dt-bindings/clock/rk3036-cru.h >> >> diff --git a/include/dt-bindings/clock/rk3036-cru.h >> b/include/dt-bindings/clock/rk3036-cru.h new file mode 100644 >> index 0000000..b0033ef >> --- /dev/null >> +++ b/include/dt-bindings/clock/rk3036-cru.h >> @@ -0,0 +1,198 @@ >> +/* >> + * Copyright (c) 2014 MundoReader S.L. >> + * Author: Heiko Stuebner > you can probably drop that copyright line ... I didn't do anything here ;-) OK, done. :) > >> + * >> + * Copyright (c) 2015 Rockchip Electronics Co. Ltd. >> + * Author: Xing Zheng >> + * >> + * This program is free software; you can redistribute it and/or modify >> + * it under the terms of the GNU General Public License as published by >> + * the Free Software Foundation; either version 2 of the License, or >> + * (at your option) any later version. >> + * >> + * This program is distributed in the hope that it will be useful, >> + * but WITHOUT ANY WARRANTY; without even the implied warranty of >> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the >> + * GNU General Public License for more details. >> + */ >> + >> +#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3036_H >> +#define _DT_BINDINGS_CLK_ROCKCHIP_RK3036_H >> + >> +/* core clocks */ >> +#define PLL_APLL 1 >> +#define PLL_DPLL 2 >> +#define PLL_GPLL 3 >> +#define ARMCLK 4 >> + >> +/* sclk gates (special clocks) */ > you have a lot of gaps in the numbering ... intentional? Oh, I think I referenced to "rk3288-cru.h" and cut some useless numbering from it for rk3036 > > otherwise > Reviewed-by: Heiko Stuebner Done. >> +#define SCLK_GPU 64 >> +#define SCLK_SPI 65 >> +#define SCLK_SDMMC 68 >> +#define SCLK_SDIO 69 >> +#define SCLK_EMMC 71 >> +#define SCLK_NANDC 76 >> +#define SCLK_UART0 77 >> +#define SCLK_UART1 78 >> +#define SCLK_UART2 79 >> +#define SCLK_I2S 82 >> +#define SCLK_SPDIF 83 >> +#define SCLK_TIMER0 85 >> +#define SCLK_TIMER1 86 >> +#define SCLK_TIMER2 87 >> +#define SCLK_TIMER3 88 >> +#define SCLK_OTGPHY0 93 >> +#define SCLK_OTGPHY1 94 >> +#define SCLK_LCDC 100 >> +#define SCLK_HDMI 109 >> +#define SCLK_HEVC 111 >> +#define SCLK_I2S_OUT 113 >> +#define SCLK_SDMMC_DRV 114 >> +#define SCLK_SDIO_DRV 115 >> +#define SCLK_EMMC_DRV 117 >> +#define SCLK_SDMMC_SAMPLE 118 >> +#define SCLK_SDIO_SAMPLE 119 >> +#define SCLK_EMMC_SAMPLE 121 >> +#define SCLK_PVTM_CORE 123 >> +#define SCLK_PVTM_GPU 124 >> +#define SCLK_PVTM_VIDEO 125 >> +#define SCLK_MAC 151 >> +#define SCLK_MACREF 152 >> +#define SCLK_SFC 160 >> + >> +#define DCLK_LCDC 190 >> + >> +/* aclk gates */ >> +#define ACLK_DMAC2 194 >> +#define ACLK_LCDC 197 >> +#define ACLK_VIO 203 >> +#define ACLK_VCODEC 208 >> +#define ACLK_CPU 209 >> +#define ACLK_PERI 210 >> + >> +/* pclk gates */ >> +#define PCLK_GPIO0 320 >> +#define PCLK_GPIO1 321 >> +#define PCLK_GPIO2 322 >> +#define PCLK_GRF 329 >> +#define PCLK_I2C0 332 >> +#define PCLK_I2C1 333 >> +#define PCLK_I2C2 334 >> +#define PCLK_SPI 338 >> +#define PCLK_UART0 341 >> +#define PCLK_UART1 342 >> +#define PCLK_UART2 343 >> +#define PCLK_PWM 350 >> +#define PCLK_TIMER 353 >> +#define PCLK_HDMI 360 >> +#define PCLK_CPU 362 >> +#define PCLK_PERI 363 >> +#define PCLK_DDRUPCTL 364 >> +#define PCLK_WDT 368 >> + >> +/* hclk gates */ >> +#define HCLK_OTG0 449 >> +#define HCLK_OTG1 450 >> +#define HCLK_NANDC 453 >> +#define HCLK_SDMMC 456 >> +#define HCLK_SDIO 457 >> +#define HCLK_EMMC 459 >> +#define HCLK_I2S 462 >> +#define HCLK_LCDC 465 >> +#define HCLK_ROM 467 >> +#define HCLK_VIO_BUS 472 >> +#define HCLK_VCODEC 476 >> +#define HCLK_CPU 477 >> +#define HCLK_PERI 478 >> + >> +#define CLK_NR_CLKS (HCLK_PERI + 1) >> + >> +/* soft-reset indices */ >> +#define SRST_CORE0 0 >> +#define SRST_CORE1 1 >> +#define SRST_CORE0_DBG 4 >> +#define SRST_CORE1_DBG 5 >> +#define SRST_CORE0_POR 8 >> +#define SRST_CORE1_POR 9 >> +#define SRST_L2C 12 >> +#define SRST_TOPDBG 13 >> +#define SRST_STRC_SYS_A 14 >> +#define SRST_PD_CORE_NIU 15 >> + >> +#define SRST_TIMER2 16 >> +#define SRST_CPUSYS_H 17 >> +#define SRST_AHB2APB_H 19 >> +#define SRST_TIMER3 20 >> +#define SRST_INTMEM 21 >> +#define SRST_ROM 22 >> +#define SRST_PERI_NIU 23 >> +#define SRST_I2S 24 >> +#define SRST_DDR_PLL 25 >> +#define SRST_GPU_DLL 26 >> +#define SRST_TIMER0 27 >> +#define SRST_TIMER1 28 >> +#define SRST_CORE_DLL 29 >> +#define SRST_EFUSE_P 30 >> +#define SRST_ACODEC_P 31 >> + >> +#define SRST_GPIO0 32 >> +#define SRST_GPIO1 33 >> +#define SRST_GPIO2 34 >> +#define SRST_UART0 39 >> +#define SRST_UART1 40 >> +#define SRST_UART2 41 >> +#define SRST_I2C0 43 >> +#define SRST_I2C1 44 >> +#define SRST_I2C2 45 >> +#define SRST_SFC 47 >> + >> +#define SRST_PWM0 48 >> +#define SRST_DAP 51 >> +#define SRST_DAP_SYS 52 >> +#define SRST_GRF 55 >> +#define SRST_PERIPHSYS_A 57 >> +#define SRST_PERIPHSYS_H 58 >> +#define SRST_PERIPHSYS_P 59 >> +#define SRST_CPU_PERI 61 >> +#define SRST_EMEM_PERI 62 >> +#define SRST_USB_PERI 63 >> + >> +#define SRST_DMA2 64 >> +#define SRST_MAC 66 >> +#define SRST_NANDC 68 >> +#define SRST_USBOTG0 69 >> +#define SRST_OTGC0 71 >> +#define SRST_USBOTG1 72 >> +#define SRST_OTGC1 74 >> +#define SRST_DDRMSCH 79 >> + >> +#define SRST_MMC0 81 >> +#define SRST_SDIO 82 >> +#define SRST_EMMC 83 >> +#define SRST_SPI0 84 >> +#define SRST_WDT 86 >> +#define SRST_DDRPHY 88 >> +#define SRST_DDRPHY_P 89 >> +#define SRST_DDRCTRL 90 >> +#define SRST_DDRCTRL_P 91 >> + >> +#define SRST_HDMI_P 96 >> +#define SRST_VIO_BUS_H 99 >> +#define SRST_UTMI0 103 >> +#define SRST_UTMI1 104 >> +#define SRST_USBPOR 105 >> + >> +#define SRST_VCODEC_A 112 >> +#define SRST_VCODEC_H 113 >> +#define SRST_VIO1_A 114 >> +#define SRST_HEVC 115 >> +#define SRST_VCODEC_NIU_A 116 >> +#define SRST_LCDC1_A 117 >> +#define SRST_LCDC1_H 118 >> +#define SRST_LCDC1_D 119 >> +#define SRST_GPU 120 >> +#define SRST_GPU_NIU_A 122 >> + >> +#define SRST_DBG_P 131 >> + >> +#endif > > >