All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <561CA5AF.2080300@hisilicon.com>

diff --git a/a/1.txt b/N1/1.txt
index a62a484..c1f1f02 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -311,7 +311,7 @@ driver also: drivers/irqchip/irq-gic-v3-its.c
 >> +		hisi_pcie_apb_writel(pcie, reg_val, reg);
 > 
 > This has the read/modify/write problem pointed out by Russell King:
-> http://lkml.kernel.org/r/E1Zenfg-0004d5-Dg@rmk-PC.arm.linux.org.uk
+> http://lkml.kernel.org/r/E1Zenfg-0004d5-Dg at rmk-PC.arm.linux.org.uk
 > 
 > Is the HiSilicon hardware limited to 32-bit config accesses?  If so,
 > that seems like a hardware implementation defect, and this needs at
diff --git a/a/content_digest b/N1/content_digest
index 3569145..17aa309 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,36 +1,10 @@
  "ref\01444445957-239522-1-git-send-email-wangzhou1@hisilicon.com\0"
  "ref\01444445957-239522-5-git-send-email-wangzhou1@hisilicon.com\0"
  "ref\020151012213545.GA17479@localhost\0"
- "From\0Zhou Wang <wangzhou1@hisilicon.com>\0"
- "Subject\0Re: [PATCH v10 4/6] PCI: hisi: Add PCIe host support for HiSilicon SoC Hip05\0"
+ "From\0wangzhou1@hisilicon.com (Zhou Wang)\0"
+ "Subject\0[PATCH v10 4/6] PCI: hisi: Add PCIe host support for HiSilicon SoC Hip05\0"
  "Date\0Tue, 13 Oct 2015 14:33:19 +0800\0"
- "To\0Bjorn Helgaas <helgaas@kernel.org>\0"
- "Cc\0Bjorn Helgaas <bhelgaas@google.com>"
-  <jingoohan1@gmail.com>
-  <pratyush.anand@gmail.com>
-  Arnd Bergmann <arnd@arndb.de>
-  <linux@arm.linux.org.uk>
-  <thomas.petazzoni@free-electrons.com>
-  <gabriele.paoloni@huawei.com>
-  <lorenzo.pieralisi@arm.com>
-  <james.morse@arm.com>
-  <Liviu.Dudau@arm.com>
-  <jason@lakedaemon.net>
-  <robh@kernel.org>
-  <gabriel.fernandez@linaro.org>
-  <Minghuan.Lian@freescale.com>
-  <linux-pci@vger.kernel.org>
-  <linux-arm-kernel@lists.infradead.org>
-  <devicetree@vger.kernel.org>
-  <linux-kernel@vger.kernel.org>
-  <zhangjukuo@huawei.com>
-  <qiuzhenfa@hisilicon.com>
-  <liudongdong3@huawei.com>
-  <qiujiang@huawei.com>
-  <xuwei5@hisilicon.com>
-  <liguozhu@hisilicon.com>
-  Kefeng Wang <wangkefeng.wang@huawei.com>
- " Rob Herring <robh+dt@kernel.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 2015/10/13 5:35, Bjorn Helgaas wrote:\n"
@@ -346,7 +320,7 @@
  ">> +\t\thisi_pcie_apb_writel(pcie, reg_val, reg);\n"
  "> \n"
  "> This has the read/modify/write problem pointed out by Russell King:\n"
- "> http://lkml.kernel.org/r/E1Zenfg-0004d5-Dg@rmk-PC.arm.linux.org.uk\n"
+ "> http://lkml.kernel.org/r/E1Zenfg-0004d5-Dg at rmk-PC.arm.linux.org.uk\n"
  "> \n"
  "> Is the HiSilicon hardware limited to 32-bit config accesses?  If so,\n"
  "> that seems like a hardware implementation defect, and this needs at\n"
@@ -520,4 +494,4 @@
  "> .\n"
  >
 
-146ade25ffa1d5dc9f657b2a0fa4d29c5c41d53f24ad5da584f330efe82b505a
+b10735b05be65e2d875852de0cae8bf394a2d9eef0c2bdd10c5573799b3ffff8

diff --git a/a/content_digest b/N2/content_digest
index 3569145..58cc339 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -6,29 +6,29 @@
  "Date\0Tue, 13 Oct 2015 14:33:19 +0800\0"
  "To\0Bjorn Helgaas <helgaas@kernel.org>\0"
  "Cc\0Bjorn Helgaas <bhelgaas@google.com>"
-  <jingoohan1@gmail.com>
-  <pratyush.anand@gmail.com>
+  jingoohan1@gmail.com
+  pratyush.anand@gmail.com
   Arnd Bergmann <arnd@arndb.de>
-  <linux@arm.linux.org.uk>
-  <thomas.petazzoni@free-electrons.com>
-  <gabriele.paoloni@huawei.com>
-  <lorenzo.pieralisi@arm.com>
-  <james.morse@arm.com>
-  <Liviu.Dudau@arm.com>
-  <jason@lakedaemon.net>
-  <robh@kernel.org>
-  <gabriel.fernandez@linaro.org>
-  <Minghuan.Lian@freescale.com>
-  <linux-pci@vger.kernel.org>
-  <linux-arm-kernel@lists.infradead.org>
-  <devicetree@vger.kernel.org>
-  <linux-kernel@vger.kernel.org>
-  <zhangjukuo@huawei.com>
-  <qiuzhenfa@hisilicon.com>
-  <liudongdong3@huawei.com>
-  <qiujiang@huawei.com>
-  <xuwei5@hisilicon.com>
-  <liguozhu@hisilicon.com>
+  linux@arm.linux.org.uk
+  thomas.petazzoni@free-electrons.com
+  gabriele.paoloni@huawei.com
+  lorenzo.pieralisi@arm.com
+  james.morse@arm.com
+  Liviu.Dudau@arm.com
+  jason@lakedaemon.net
+  robh@kernel.org
+  gabriel.fernandez@linaro.org
+  Minghuan.Lian@freescale.com
+  linux-pci@vger.kernel.org
+  linux-arm-kernel@lists.infradead.org
+  devicetree@vger.kernel.org
+  linux-kernel@vger.kernel.org
+  zhangjukuo@huawei.com
+  qiuzhenfa@hisilicon.com
+  liudongdong3@huawei.com
+  qiujiang@huawei.com
+  xuwei5@hisilicon.com
+  liguozhu@hisilicon.com
   Kefeng Wang <wangkefeng.wang@huawei.com>
  " Rob Herring <robh+dt@kernel.org>\0"
  "\00:1\0"
@@ -520,4 +520,4 @@
  "> .\n"
  >
 
-146ade25ffa1d5dc9f657b2a0fa4d29c5c41d53f24ad5da584f330efe82b505a
+d6e9a34da272cf937b48443d73aa69785db4c66e2f4d7e0d9c8496a4ce95755e

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.