All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <56201D82.6080106@gmail.com>

diff --git a/a/1.txt b/N1/1.txt
index 4112ae1..519e7c8 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -37,7 +37,7 @@ s/axi/bus/ ?
 
 >   Optional properties:
 >   - mrvl,clk-delay-cycles: Specify a number of cycles to delay for tuning.
-> @@ -32,7 +32,7 @@ sdhci@d4280800 {
+> @@ -32,7 +32,7 @@ sdhci at d4280800 {
 >   	bus-width = <8>;
 >   	interrupts = <27>;
 >   	clocks = <&chip CLKID_SDIO1XIN>, <&chip CLKID_SDIO1>;
@@ -49,7 +49,7 @@ This will break backward compatibility, right?
 >   	non-removable;
 >   	mrvl,clk-delay-cycles = <31>;
 >   };
-> @@ -45,6 +45,6 @@ sdhci@d8000 {
+> @@ -45,6 +45,6 @@ sdhci at d8000 {
 >   		<0x18454 0x4>;
 >   	interrupts = <0 25 0x4>;
 >   	clocks = <&gateclk 17>;
diff --git a/a/content_digest b/N1/content_digest
index d9ec66c..aba39eb 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,22 +1,9 @@
  "ref\01444628796-5484-1-git-send-email-jszhang@marvell.com\0"
  "ref\01444628796-5484-2-git-send-email-jszhang@marvell.com\0"
- "From\0Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>\0"
- "Subject\0Re: [PATCH 1/5] mmc: sdhci-pxav3: fix optional clock name\0"
+ "From\0sebastian.hesselbarth@gmail.com (Sebastian Hesselbarth)\0"
+ "Subject\0[PATCH 1/5] mmc: sdhci-pxav3: fix optional clock name\0"
  "Date\0Thu, 15 Oct 2015 23:41:22 +0200\0"
- "To\0Jisheng Zhang <jszhang@marvell.com>"
-  ulf.hansson@linaro.org
-  robh+dt@kernel.org
-  pawel.moll@arm.com
-  mark.rutland@arm.com
-  ijc+devicetree@hellion.org.uk
-  galak@codeaurora.org
-  mturquette@baylibre.com
- " sboyd@codeaurora.org\0"
- "Cc\0linux-clk@vger.kernel.org"
-  linux-kernel@vger.kernel.org
-  devicetree@vger.kernel.org
-  linux-mmc@vger.kernel.org
- " linux-arm-kernel@lists.infradead.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 12.10.2015 07:46, Jisheng Zhang wrote:\n"
@@ -58,7 +45,7 @@
  "\n"
  ">   Optional properties:\n"
  ">   - mrvl,clk-delay-cycles: Specify a number of cycles to delay for tuning.\n"
- "> @@ -32,7 +32,7 @@ sdhci@d4280800 {\n"
+ "> @@ -32,7 +32,7 @@ sdhci at d4280800 {\n"
  ">   \tbus-width = <8>;\n"
  ">   \tinterrupts = <27>;\n"
  ">   \tclocks = <&chip CLKID_SDIO1XIN>, <&chip CLKID_SDIO1>;\n"
@@ -70,7 +57,7 @@
  ">   \tnon-removable;\n"
  ">   \tmrvl,clk-delay-cycles = <31>;\n"
  ">   };\n"
- "> @@ -45,6 +45,6 @@ sdhci@d8000 {\n"
+ "> @@ -45,6 +45,6 @@ sdhci at d8000 {\n"
  ">   \t\t<0x18454 0x4>;\n"
  ">   \tinterrupts = <0 25 0x4>;\n"
  ">   \tclocks = <&gateclk 17>;\n"
@@ -187,4 +174,4 @@
  ">   }\n"
  >
 
-fd31fe7d3193483bcab039263252ec949792ea900594df79a0a721808929ff57
+c4f3a8cc876ad6eead941549583cd8e82ee8408cd08cc7b4f04aeeb9d182d18a

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.