From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
To: John Crispin <blogic@openwrt.org>, Ralf Baechle <ralf@linux-mips.org>
Cc: linux-mips@linux-mips.org
Subject: Re: [PATCH 4/9] arch: mips: ralink: add tty detection
Date: Wed, 4 Nov 2015 14:26:50 +0300 [thread overview]
Message-ID: <5639EB7A.6030604@cogentembedded.com> (raw)
In-Reply-To: <1446634214-11564-4-git-send-email-blogic@openwrt.org>
Hello.
On 11/4/2015 1:50 PM, John Crispin wrote:
> MT7688 has several uarts that can be used for console. There are several
> boards in the wild, that use ttyS1 or ttyS2. This patch applies a simply
> autodetection routine to figure out which ttyS the bootloader used as
> console. The uarts come up in 6 bit mode by default. The bootloader will
> have set 8 bit mode on the console. Find that 8bit tty and use it.
>
> Signed-off-by: John Crispin <blogic@openwrt.org>
> ---
> arch/mips/ralink/early_printk.c | 26 ++++++++++++++++++++++++++
> 1 file changed, 26 insertions(+)
>
> diff --git a/arch/mips/ralink/early_printk.c b/arch/mips/ralink/early_printk.c
> index 255d695..36c2468 100644
> --- a/arch/mips/ralink/early_printk.c
> +++ b/arch/mips/ralink/early_printk.c
[...]
> @@ -47,8 +49,32 @@ static inline int soc_is_mt7628(void)
> (__raw_readl(chipid_membase) == MT7628_CHIP_NAME1);
> }
>
> +static inline void find_uart_base(void)
^^^^^^
We let gcc figure it out itself these days.
[...]
MBR< Sergei
next prev parent reply other threads:[~2015-11-04 11:26 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-11-04 10:50 [PATCH 1/9] arch: mips: ralink: add support for mt7688 John Crispin
2015-11-04 10:50 ` [PATCH 2/9] arch: mips: ralink: unify SoC id handling John Crispin
2015-11-04 10:50 ` [PATCH 3/9] arch: mips: ralink: fix usb issue during frequency scaling John Crispin
2015-11-04 10:50 ` [PATCH 4/9] arch: mips: ralink: add tty detection John Crispin
2015-11-04 11:26 ` Sergei Shtylyov [this message]
2015-11-04 10:50 ` [PATCH 5/9] arch: mips: ralink: fix invalid tick count John Crispin
2015-11-04 10:50 ` [PATCH 6/9] arch: mips: ralink: remove check for CONFIG_PCI on non-PCI SoCs John Crispin
2015-11-04 10:50 ` [PATCH 7/9] arch: mips: ralink: dont set pm_power_off John Crispin
2015-11-04 10:50 ` [PATCH 8/9] arch: mips: ralink: put the pci bus into reset state before rebooting the SoC John Crispin
2015-11-04 10:50 ` [PATCH 9/9] arch: mips: ralink: add missing clock on rt305x John Crispin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5639EB7A.6030604@cogentembedded.com \
--to=sergei.shtylyov@cogentembedded.com \
--cc=blogic@openwrt.org \
--cc=linux-mips@linux-mips.org \
--cc=ralf@linux-mips.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.