diff for duplicates of <564A55C9.40200@broadcom.com> diff --git a/a/1.txt b/N1/1.txt index db2eead..9fe5a98 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -62,7 +62,7 @@ On 11/10/2015 10:33 PM, Bharat Kumar Gogada wrote: > +Example: > +++++++++ > + -> +nwl_pcie: pcie@fd0e0000 { +> +nwl_pcie: pcie at fd0e0000 { > + #address-cells = <3>; > + #size-cells = <2>; > + compatible = "xlnx,nwl-pcie-2.11"; diff --git a/a/content_digest b/N1/content_digest index e1f82de..b0ebc19 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,31 +1,8 @@ "ref\01447223619-30945-1-git-send-email-bharatku@xilinx.com\0" - "From\0Ray Jui <rjui@broadcom.com>\0" - "Subject\0Re: [PATCH v8] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller\0" + "From\0rjui@broadcom.com (Ray Jui)\0" + "Subject\0[PATCH v8] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller\0" "Date\0Mon, 16 Nov 2015 14:16:41 -0800\0" - "To\0Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>" - <robh+dt@kernel.org> - <pawel.moll@arm.com> - <mark.rutland@arm.com> - <ijc+devicetree@hellion.org.uk> - <galak@codeaurora.org> - <michals@xilinx.com> - <sorenb@xilinx.com> - <bhelgaas@google.com> - <arnd@arndb.de> - <tinamdar@apm.com> - <treding@nvidia.com> - <Minghuan.Lian@freescale.com> - <m-karicheri2@ti.com> - <hauke@hauke-m.de> - <marc.zyngier@arm.com> - <dhdang@apm.com> - " <sbranden@broadcom.com>\0" - "Cc\0<devicetree@vger.kernel.org>" - <linux-arm-kernel@lists.infradead.org> - <linux-kernel@vger.kernel.org> - <linux-pci@vger.kernel.org> - Bharat Kumar Gogada <bharatku@xilinx.com> - " Ravi Kiran Gummaluri <rgummal@xilinx.com>\0" + "To\0linux-arm-kernel@lists.infradead.org\0" "\00:1\0" "b\0" "\n" @@ -92,7 +69,7 @@ "> +Example:\n" "> +++++++++\n" "> +\n" - "> +nwl_pcie: pcie@fd0e0000 {\n" + "> +nwl_pcie: pcie at fd0e0000 {\n" "> +\t#address-cells = <3>;\n" "> +\t#size-cells = <2>;\n" "> +\tcompatible = \"xlnx,nwl-pcie-2.11\";\n" @@ -1254,4 +1231,4 @@ "\n" Ray -d83946eebf7e38138d1ee16371fb0a8f0022c25c9f2a1667f005e7a097a91a76 +2c6772e9ac56d4d0b07fb325b84ca001880553a93b25cb774ce9bc065da658c0
diff --git a/a/1.txt b/N2/1.txt index db2eead..305d343 100644 --- a/a/1.txt +++ b/N2/1.txt @@ -3,8 +3,8 @@ On 11/10/2015 10:33 PM, Bharat Kumar Gogada wrote: > Adding PCIe Root Port driver for Xilinx PCIe NWL bridge IP. > -> Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com> -> Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com> +> Signed-off-by: Bharat Kumar Gogada <bharatku-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org> +> Signed-off-by: Ravi Kiran Gummaluri <rgummal-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org> > --- > Added logic to allocate contiguous hwirq in nwl_irq_domain_alloc function. > Moved MSI functionality to separate functions. @@ -1223,3 +1223,7 @@ The logic below assume nr_irqs is always 1? Thanks, Ray +-- +To unsubscribe from this list: send the line "unsubscribe devicetree" in +the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org +More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N2/content_digest index e1f82de..4b7cb78 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -1,31 +1,32 @@ "ref\01447223619-30945-1-git-send-email-bharatku@xilinx.com\0" - "From\0Ray Jui <rjui@broadcom.com>\0" + "ref\01447223619-30945-1-git-send-email-bharatku-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org\0" + "From\0Ray Jui <rjui-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>\0" "Subject\0Re: [PATCH v8] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller\0" "Date\0Mon, 16 Nov 2015 14:16:41 -0800\0" - "To\0Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>" - <robh+dt@kernel.org> - <pawel.moll@arm.com> - <mark.rutland@arm.com> - <ijc+devicetree@hellion.org.uk> - <galak@codeaurora.org> - <michals@xilinx.com> - <sorenb@xilinx.com> - <bhelgaas@google.com> - <arnd@arndb.de> - <tinamdar@apm.com> - <treding@nvidia.com> - <Minghuan.Lian@freescale.com> - <m-karicheri2@ti.com> - <hauke@hauke-m.de> - <marc.zyngier@arm.com> - <dhdang@apm.com> - " <sbranden@broadcom.com>\0" - "Cc\0<devicetree@vger.kernel.org>" - <linux-arm-kernel@lists.infradead.org> - <linux-kernel@vger.kernel.org> - <linux-pci@vger.kernel.org> - Bharat Kumar Gogada <bharatku@xilinx.com> - " Ravi Kiran Gummaluri <rgummal@xilinx.com>\0" + "To\0Bharat Kumar Gogada <bharat.kumar.gogada-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>" + robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org + pawel.moll-5wv7dgnIgG8@public.gmane.org + mark.rutland-5wv7dgnIgG8@public.gmane.org + ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org + galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org + michals-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org + sorenb-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org + bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org + arnd-r2nGTMty4D4@public.gmane.org + tinamdar-qTEPVZfXA3Y@public.gmane.org + treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org + Minghuan.Lian-KZfg59tc24xl57MIdRCFDg@public.gmane.org + m-karicheri2-l0cyMroinI0@public.gmane.org + hauke-5/S+JYg5SzeELgA04lAiVw@public.gmane.org + marc.zyngier-5wv7dgnIgG8@public.gmane.org + dhdang-qTEPVZfXA3Y@public.gmane.org + " sbranden-dY08KVG/lbpWk0Htik3J/w@public.gmane.org\0" + "Cc\0devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org" + linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org + linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + Bharat Kumar Gogada <bharatku-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org> + " Ravi Kiran Gummaluri <rgummal-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>\0" "\00:1\0" "b\0" "\n" @@ -33,8 +34,8 @@ "On 11/10/2015 10:33 PM, Bharat Kumar Gogada wrote:\n" "> Adding PCIe Root Port driver for Xilinx PCIe NWL bridge IP.\n" ">\n" - "> Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com>\n" - "> Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com>\n" + "> Signed-off-by: Bharat Kumar Gogada <bharatku-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>\n" + "> Signed-off-by: Ravi Kiran Gummaluri <rgummal-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>\n" "> ---\n" "> Added logic to allocate contiguous hwirq in nwl_irq_domain_alloc function.\n" "> Moved MSI functionality to separate functions.\n" @@ -1252,6 +1253,10 @@ "\n" "Thanks,\n" "\n" - Ray + "Ray\n" + "--\n" + "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" + "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" + More majordomo info at http://vger.kernel.org/majordomo-info.html -d83946eebf7e38138d1ee16371fb0a8f0022c25c9f2a1667f005e7a097a91a76 +a88cf39ab61a47557928ab040d5a7db3c49d88a6d7963f11d5cb760cf1fbf3db
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.