From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:34243)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <aik@ozlabs.ru>) id 1ZyUBx-0001T8-Kc
	for qemu-devel@nongnu.org; Mon, 16 Nov 2015 19:32:14 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <aik@ozlabs.ru>) id 1ZyUBu-0006t6-ES
	for qemu-devel@nongnu.org; Mon, 16 Nov 2015 19:32:13 -0500
Received: from mail-pa0-x234.google.com ([2607:f8b0:400e:c03::234]:36569)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <aik@ozlabs.ru>) id 1ZyUBu-0006sm-0Y
	for qemu-devel@nongnu.org; Mon, 16 Nov 2015 19:32:10 -0500
Received: by pacdm15 with SMTP id dm15so191285401pac.3
	for <qemu-devel@nongnu.org>; Mon, 16 Nov 2015 16:32:09 -0800 (PST)
References: <1447201710-10229-1-git-send-email-benh@kernel.crashing.org>
	<1447201710-10229-42-git-send-email-benh@kernel.crashing.org>
From: Alexey Kardashevskiy <aik@ozlabs.ru>
Message-ID: <564A7584.5060605@ozlabs.ru>
Date: Tue, 17 Nov 2015 11:32:04 +1100
MIME-Version: 1.0
In-Reply-To: <1447201710-10229-42-git-send-email-benh@kernel.crashing.org>
Content-Type: text/plain; charset=koi8-r; format=flowed
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 41/77] ppc/pnv: Add LPC controller and hook
 it up with a UART and RTC
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Benjamin Herrenschmidt <benh@kernel.crashing.org>, qemu-ppc@nongnu.org
Cc: qemu-devel@nongnu.org

On 11/11/2015 11:27 AM, Benjamin Herrenschmidt wrote:
> This adds a model of the POWER8 LPC controller. It is then used
> by the PowerNV code to attach a UART and RTC, which, with the right
> version of OPAL firmware, will provide a working console.
>
> This version of the LPC controller model doesn't yet implement
> support for the SerIRQ deserializer present in the Naples version
> of the chip though some preliminary work is there.
>

Is this LPC controller one per a chip or per a machine?
In general it is quite nice when "-nodefaults" does not create neither PHB 
nor LPC so the user can add them manually with parameters different than 
defaults.


-- 
Alexey