From mboxrd@z Thu Jan 1 00:00:00 1970 From: Yakir Yang Subject: Re: [PATCH v3 1/2] drm: rockchip/hdmi: add Innosilicon HDMI support Date: Mon, 18 Jan 2016 18:43:23 +0800 Message-ID: <569CC1CB.4090205@rock-chips.com> References: <1452850598-30859-1-git-send-email-ykk@rock-chips.com> <1452850690-31760-1-git-send-email-ykk@rock-chips.com> <569C3E36.10103@rock-chips.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8"; Format="flowed" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <569C3E36.10103@rock-chips.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Mark yao , Heiko Stuebner Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-rockchip@lists.infradead.org, Rob Herring , Thierry Reding , linux-arm-kernel@lists.infradead.org List-Id: linux-rockchip.vger.kernel.org SGkgTWFyaywKCk9uIDAxLzE4LzIwMTYgMDk6MjEgQU0sIE1hcmsgeWFvIHdyb3RlOgo+IEhpIFlh a2lyCj4KPiBJJ2QgbGlrZSB5b3UgY2FuIGNoYW5nZSB5b3VyIHBhdGNoIHRpdGxlIGludG8gImRy bS9yb2NrY2hpcC9oZG1pIiwgc28gCj4gd2hlbiBJIHNlYXJjaCBwYXRjaGVzIHVzZSAiZHJtL3Jv Y2tjaGlwIiBjYW4gZmluZCB5b3VyIHBhdGNoLgo+CgpPa2F5Cgo+IGFuZCBJIGhhdmUgc29tZSBh ZHZpY2VzIG1haWwgaW5saW5lLgo+Cj4gVGhhbmtzOi0pCj4KPiBPbiAyMDE25bm0MDHmnIgxNeaX pSAxNzozOCwgWWFraXIgWWFuZyB3cm90ZToKPj4gVGhlIElubm9zaWxpY29uIEhETUkgaXMgYSBs b3cgcG93ZXIgSERNSSAxLjQgdHJhbnNtaXR0ZXIKPj4gSVAsIGFuZCBpdCBoYXZlIGJlZW4gaW50 ZWdyYXRlZCBvbiBzb21lIHJvY2tjaGlwIENQVXMKPj4gKGxpa2UgUkszMDM2LCBSSzMxMngpLgo+ Pgo+PiBTaWduZWQtb2ZmLWJ5OiBZYWtpciBZYW5nIDx5a2tAcm9jay1jaGlwcy5jb20+Cj4+IC0t LQo+PiBDaGFuZ2VzIGluIHYzOgo+PiAtIFVzZSBlbmNvZGVyIGVuYWJsZS9kaXNhYmxlIGZ1bmN0 aW9uLCBhbmQgcmVtb3ZlIHRoZSBlbmNvZGVyIERQTVMgCj4+IGZ1bmN0aW9uCj4+IC0gS2VlcCBI RE1JIFBMTCBwb3dlciBvbiBpbiBzdGFuZGJ5IG1vZGUKPj4KPj4gQ2hhbmdlcyBpbiB2MjoKPj4g LSBVc2luZyBEUk0gYXRvbWljIGhlbHBlciBmdW5jdGlvbnMgZm9yIGNvbm5lY3RvciBpbml0IChN YXJrKQo+PiAtIFJlbW92ZSAiaGRtaS0+Y29ubmVjdG9yLmVuY29kZXIgPSBlbmNvZGVyOyIgKE1h cmspCj4+Cj4+ICAgZHJpdmVycy9ncHUvZHJtL3JvY2tjaGlwL0tjb25maWcgICAgIHwgICA4ICsK Pj4gICBkcml2ZXJzL2dwdS9kcm0vcm9ja2NoaXAvTWFrZWZpbGUgICAgfCAgIDEgKwo+PiAgIGRy aXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9pbm5vX2hkbWkuYyB8IDk5OSAKPj4gKysrKysrKysrKysr KysrKysrKysrKysrKysrKysrKysrKysKPj4gICBkcml2ZXJzL2dwdS9kcm0vcm9ja2NoaXAvaW5u b19oZG1pLmggfCAzNjQgKysrKysrKysrKysrKwo+PiAgIDQgZmlsZXMgY2hhbmdlZCwgMTM3MiBp bnNlcnRpb25zKCspCj4+ICAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9yb2Nr Y2hpcC9pbm5vX2hkbWkuYwo+PiAgIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2dwdS9kcm0v cm9ja2NoaXAvaW5ub19oZG1pLmgKPj4KPj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9y b2NrY2hpcC9LY29uZmlnIAo+PiBiL2RyaXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9LY29uZmlnCj4+ IGluZGV4IDM1MjE1ZjYuLmE1MDE0ZTAgMTAwNjQ0Cj4+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9y b2NrY2hpcC9LY29uZmlnCj4+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9LY29uZmln Cj4+IEBAIC0yNSwzICsyNSwxMSBAQCBjb25maWcgUk9DS0NISVBfRFdfSERNSQo+PiAgICAgICAg IGZvciB0aGUgU3lub3BzeXMgRGVzaWduV2FyZSBIRE1JIGRyaXZlci4gSWYgeW91IHdhbnQgdG8K Pj4gICAgICAgICBlbmFibGUgSERNSSBvbiBSSzMyODggYmFzZWQgU29DLCB5b3Ugc2hvdWxkIHNl bGV0IHRoaXMKPj4gICAgICAgICBvcHRpb24uCj4+ICsKPj4gK2NvbmZpZyBST0NLQ0hJUF9JTk5P X0hETUkKPj4gKyAgICB0cmlzdGF0ZSAiUm9ja2NoaXAgc3BlY2lmaWMgZXh0ZW5zaW9ucyBmb3Ig SW5ub3NpbGljb24gSERNSSIKPj4gKyAgICAgICAgZGVwZW5kcyBvbiBEUk1fUk9DS0NISVAKPj4g KyAgICAgICAgaGVscAo+PiArICAgICAgVGhpcyBzZWxlY3RzIHN1cHBvcnQgZm9yIFJvY2tjaGlw IFNvQyBzcGVjaWZpYyBleHRlbnNpb25zCj4+ICsgICAgICBmb3IgdGhlIElubm9zaWxpY29uIEhE TUkgZHJpdmVyLiBJZiB5b3Ugd2FudCB0byBlbmFibGUKPj4gKyAgICAgIEhETUkgb24gUkszMDM2 IGJhc2VkIFNvQywgeW91IHNob3VsZCBzZWxldCB0aGlzIG9wdGlvbi4KPj4gZGlmZiAtLWdpdCBh L2RyaXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9NYWtlZmlsZSAKPj4gYi9kcml2ZXJzL2dwdS9kcm0v cm9ja2NoaXAvTWFrZWZpbGUKPj4gaW5kZXggYTlkMzgwZi4uZGEyYmY3NiAxMDA2NDQKPj4gLS0t IGEvZHJpdmVycy9ncHUvZHJtL3JvY2tjaGlwL01ha2VmaWxlCj4+ICsrKyBiL2RyaXZlcnMvZ3B1 L2RybS9yb2NrY2hpcC9NYWtlZmlsZQo+PiBAQCAtNiw2ICs2LDcgQEAgcm9ja2NoaXBkcm0teSA6 PSByb2NrY2hpcF9kcm1fZHJ2Lm8gcm9ja2NoaXBfZHJtX2ZiLm8gCj4+IHJvY2tjaGlwX2RybV9m YmRldi5vIFwKPj4gICAgICAgICAgIHJvY2tjaGlwX2RybV9nZW0ubwo+PiAgICAgb2JqLSQoQ09O RklHX1JPQ0tDSElQX0RXX0hETUkpICs9IGR3X2hkbWktcm9ja2NoaXAubwo+PiArb2JqLSQoQ09O RklHX1JPQ0tDSElQX0lOTk9fSERNSSkgKz0gaW5ub19oZG1pLm8KPj4gICAgIG9iai0kKENPTkZJ R19EUk1fUk9DS0NISVApICs9IHJvY2tjaGlwZHJtLm8gcm9ja2NoaXBfZHJtX3ZvcC5vIFwKPj4g ICAgICAgICAgICAgICAgICAgcm9ja2NoaXBfdm9wX3JlZy5vCj4+IGRpZmYgLS1naXQgYS9kcml2 ZXJzL2dwdS9kcm0vcm9ja2NoaXAvaW5ub19oZG1pLmMgCj4+IGIvZHJpdmVycy9ncHUvZHJtL3Jv Y2tjaGlwL2lubm9faGRtaS5jCj4+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4+IGluZGV4IDAwMDAw MDAuLmRjOTgxNzkKPj4gLS0tIC9kZXYvbnVsbAo+PiArKysgYi9kcml2ZXJzL2dwdS9kcm0vcm9j a2NoaXAvaW5ub19oZG1pLmMKPj4gQEAgLTAsMCArMSw5OTkgQEAKPj4gKy8qCj4+ICsgKiBDb3B5 cmlnaHQgKEMpIEZ1emhvdSBSb2NrY2hpcCBFbGVjdHJvbmljcyBDby5MdGQKPj4gKyAqICAgIFpo ZW5nIFlhbmcgPHpoZW5neWFuZ0Byb2NrLWNoaXBzLmNvbT4KPj4gKyAqICAgIFlha2lyIFlhbmcg PHlra0Byb2NrLWNoaXBzLmNvbT4KPj4gKyAqCj4+ICsgKiBUaGlzIHNvZnR3YXJlIGlzIGxpY2Vu c2VkIHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUgR05VIEdlbmVyYWwgUHVibGljCj4+ICsgKiBMaWNl bnNlIHZlcnNpb24gMiwgYXMgcHVibGlzaGVkIGJ5IHRoZSBGcmVlIFNvZnR3YXJlIEZvdW5kYXRp b24sIGFuZAo+PiArICogbWF5IGJlIGNvcGllZCwgZGlzdHJpYnV0ZWQsIGFuZCBtb2RpZmllZCB1 bmRlciB0aG9zZSB0ZXJtcy4KPj4gKyAqCj4+ICsgKiBUaGlzIHByb2dyYW0gaXMgZGlzdHJpYnV0 ZWQgaW4gdGhlIGhvcGUgdGhhdCBpdCB3aWxsIGJlIHVzZWZ1bCwKPj4gKyAqIGJ1dCBXSVRIT1VU IEFOWSBXQVJSQU5UWTsgd2l0aG91dCBldmVuIHRoZSBpbXBsaWVkIHdhcnJhbnR5IG9mCj4+ICsg KiBNRVJDSEFOVEFCSUxJVFkgb3IgRklUTkVTUyBGT1IgQSBQQVJUSUNVTEFSIFBVUlBPU0UuICBT ZWUgdGhlCj4+ICsgKiBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5zZSBmb3IgbW9yZSBkZXRhaWxz Lgo+PiArICovCj4+ICsKPj4gKyNpbmNsdWRlIDxsaW51eC9pcnEuaD4KPj4gKyNpbmNsdWRlIDxs aW51eC9jbGsuaD4KPj4gKyNpbmNsdWRlIDxsaW51eC9kZWxheS5oPgo+PiArI2luY2x1ZGUgPGxp bnV4L2Vyci5oPgo+PiArI2luY2x1ZGUgPGxpbnV4L2hkbWkuaD4KPj4gKyNpbmNsdWRlIDxsaW51 eC9tZmQvc3lzY29uLmg+Cj4+ICsjaW5jbHVkZSA8bGludXgvbW9kdWxlLmg+Cj4+ICsjaW5jbHVk ZSA8bGludXgvbXV0ZXguaD4KPj4gKyNpbmNsdWRlIDxsaW51eC9vZl9kZXZpY2UuaD4KPj4gKwo+ PiArI2luY2x1ZGUgPGRybS9kcm1fb2YuaD4KPj4gKyNpbmNsdWRlIDxkcm0vZHJtUC5oPgo+PiAr I2luY2x1ZGUgPGRybS9kcm1fYXRvbWljX2hlbHBlci5oPgo+PiArI2luY2x1ZGUgPGRybS9kcm1f Y3J0Y19oZWxwZXIuaD4KPj4gKyNpbmNsdWRlIDxkcm0vZHJtX2VkaWQuaD4KPj4gKyNpbmNsdWRl IDxkcm0vZHJtX2VuY29kZXJfc2xhdmUuaD4KPj4gKwo+PiArI2luY2x1ZGUgInJvY2tjaGlwX2Ry bV9kcnYuaCIKPj4gKyNpbmNsdWRlICJyb2NrY2hpcF9kcm1fdm9wLmgiCj4+ICsKPj4gKyNpbmNs dWRlICJpbm5vX2hkbWkuaCIKPj4gKwo+PiArI2RlZmluZSB0b19pbm5vX2hkbWkoeCkgICAgY29u dGFpbmVyX29mKHgsIHN0cnVjdCBpbm5vX2hkbWksIHgpCj4+ICsKPj4gK3N0cnVjdCBoZG1pX2Rh dGFfaW5mbyB7Cj4+ICsgICAgaW50IHZpYzsKPj4gKyAgICBib29sIHNpbmtfaXNfaGRtaTsKPj4g KyAgICBib29sIHNpbmtfaGFzX2F1ZGlvOwo+PiArICAgIHVuc2lnbmVkIGludCBlbmNfaW5fZm9y bWF0Owo+PiArICAgIHVuc2lnbmVkIGludCBlbmNfb3V0X2Zvcm1hdDsKPj4gKyAgICB1bnNpZ25l ZCBpbnQgY29sb3JpbWV0cnk7Cj4+ICt9Owo+PiArCj4+ICtzdHJ1Y3QgaW5ub19oZG1pX2kyYyB7 Cj4+ICsgICAgc3RydWN0IGkyY19hZGFwdGVyIGFkYXA7Cj4+ICsKPj4gKyAgICB1OCBkZGNfYWRk cjsKPj4gKyAgICB1OCBzZWdtZW50X2FkZHI7Cj4+ICsKPj4gKyAgICBzdHJ1Y3QgbXV0ZXggbG9j azsKPj4gKyAgICBzdHJ1Y3QgY29tcGxldGlvbiBjbXA7Cj4+ICt9Owo+PiArCj4+ICtzdHJ1Y3Qg aW5ub19oZG1pIHsKPj4gKyAgICBzdHJ1Y3QgZGV2aWNlICpkZXY7Cj4+ICsgICAgc3RydWN0IGRy bV9kZXZpY2UgKmRybV9kZXY7Cj4+ICsKPj4gKyAgICBpbnQgaXJxOwo+PiArICAgIHN0cnVjdCBj bGsgKnBjbGs7Cj4+ICsgICAgdm9pZCBfX2lvbWVtICpyZWdzOwo+PiArCj4+ICsgICAgc3RydWN0 IGRybV9jb25uZWN0b3IgICAgY29ubmVjdG9yOwo+PiArICAgIHN0cnVjdCBkcm1fZW5jb2RlciAg ICBlbmNvZGVyOwo+PiArCj4+ICsgICAgc3RydWN0IGlubm9faGRtaV9pMmMgKmkyYzsKPj4gKyAg ICBzdHJ1Y3QgaTJjX2FkYXB0ZXIgKmRkYzsKPj4gKwo+PiArICAgIHVuc2lnbmVkIGludCB0bWRz X3JhdGU7Cj4+ICsKPj4gKyAgICBzdHJ1Y3QgaGRtaV9kYXRhX2luZm8gICAgaGRtaV9kYXRhOwo+ PiArICAgIHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlIHByZXZpb3VzX21vZGU7Cj4+ICt9Owo+PiAr Cj4+ICtlbnVtIHsKPj4gKyAgICBDU0NfSVRVNjAxXzE2XzIzNV9UT19SR0JfMF8yNTVfOEJJVCwK Pj4gKyAgICBDU0NfSVRVNjAxXzBfMjU1X1RPX1JHQl8wXzI1NV84QklULAo+PiArICAgIENTQ19J VFU3MDlfMTZfMjM1X1RPX1JHQl8wXzI1NV84QklULAo+PiArICAgIENTQ19SR0JfMF8yNTVfVE9f SVRVNjAxXzE2XzIzNV84QklULAo+PiArICAgIENTQ19SR0JfMF8yNTVfVE9fSVRVNzA5XzE2XzIz NV84QklULAo+PiArICAgIENTQ19SR0JfMF8yNTVfVE9fUkdCXzE2XzIzNV84QklULAo+PiArfTsK Pj4gKwo+PiArc3RhdGljIGNvbnN0IGNoYXIgY29lZmZfY3NjW11bMjRdID0gewo+PiArICAgIC8q Cj4+ICsgICAgICogWVVWMlJHQjo2MDEgU0QgbW9kZShZWzE2OjIzNV0sIFVWWzE2OjI0MF0sIFJH QlswOjI1NV0pOgo+PiArICAgICAqICAgUiA9IDEuMTY0KlkgKyAxLjU5NipWIC0gMjA0Cj4+ICsg ICAgICogICBHID0gMS4xNjQqWSAtIDAuMzkxKlUgLSAwLjgxMypWICsgMTU0Cj4+ICsgICAgICog ICBCID0gMS4xNjQqWSArIDIuMDE4KlUgLSAyNTgKPj4gKyAgICAgKi8KPj4gKyAgICB7Cj4+ICsg ICAgICAgIDB4MDQsIDB4YTcsIDB4MDAsIDB4MDAsIDB4MDYsIDB4NjIsIDB4MDIsIDB4Y2MsCj4+ ICsgICAgICAgIDB4MDQsIDB4YTcsIDB4MTEsIDB4OTAsIDB4MTMsIDB4NDAsIDB4MDAsIDB4OWEs Cj4+ICsgICAgICAgIDB4MDQsIDB4YTcsIDB4MDgsIDB4MTIsIDB4MDAsIDB4MDAsIDB4MDMsIDB4 MDIKPj4gKyAgICB9LAo+PiArICAgIC8qCj4+ICsgICAgICogWVVWMlJHQjo2MDEgU0QgbW9kZShZ VVZbMDoyNTVdLFJHQlswOjI1NV0pOgo+PiArICAgICAqICAgUiA9IFkgKyAxLjQwMipWIC0gMjQ4 Cj4+ICsgICAgICogICBHID0gWSAtIDAuMzQ0KlUgLSAwLjcxNCpWICsgMTM1Cj4+ICsgICAgICog ICBCID0gWSArIDEuNzcyKlUgLSAyMjcKPj4gKyAgICAgKi8KPj4gKyAgICB7Cj4+ICsgICAgICAg IDB4MDQsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDUsIDB4OWIsIDB4MDIsIDB4ZjgsCj4+ICsgICAg ICAgIDB4MDQsIDB4MDAsIDB4MTEsIDB4NjAsIDB4MTIsIDB4ZGIsIDB4MDAsIDB4ODcsCj4+ICsg ICAgICAgIDB4MDQsIDB4MDAsIDB4MDcsIDB4MTYsIDB4MDAsIDB4MDAsIDB4MDIsIDB4ZTMKPj4g KyAgICB9LAo+PiArICAgIC8qCj4+ICsgICAgICogWVVWMlJHQjo3MDkgSEQgbW9kZShZWzE2OjIz NV0sVVZbMTY6MjQwXSxSR0JbMDoyNTVdKToKPj4gKyAgICAgKiAgIFIgPSAxLjE2NCpZICsgMS43 OTMqViAtIDI0OAo+PiArICAgICAqICAgRyA9IDEuMTY0KlkgLSAwLjIxMypVIC0gMC41MzQqViAr IDc3Cj4+ICsgICAgICogICBCID0gMS4xNjQqWSArIDIuMTE1KlUgLSAyODkKPj4gKyAgICAgKi8K Pj4gKyAgICB7Cj4+ICsgICAgICAgIDB4MDQsIDB4YTcsIDB4MDAsIDB4MDAsIDB4MDcsIDB4MmMs IDB4MDIsIDB4ZjgsCj4+ICsgICAgICAgIDB4MDQsIDB4YTcsIDB4MTAsIDB4ZGEsIDB4MTIsIDB4 MjIsIDB4MDAsIDB4NGQsCj4+ICsgICAgICAgIDB4MDQsIDB4YTcsIDB4MDgsIDB4NzQsIDB4MDAs IDB4MDAsIDB4MDMsIDB4MjEKPj4gKyAgICB9LAo+PiArCj4+ICsgICAgLyoKPj4gKyAgICAgKiBS R0IyWVVWOjYwMSBTRCBtb2RlOgo+PiArICAgICAqICAgQ2IgPSAtMC4yOTFHIC0gMC4xNDhSICsg MC40MzlCICsgMTI4Cj4+ICsgICAgICogICBZICA9IDAuNTA0RyAgKyAwLjI1N1IgKyAwLjA5OEIg KyAxNgo+PiArICAgICAqICAgQ3IgPSAtMC4zNjhHICsgMC40MzlSIC0gMC4wNzFCICsgMTI4Cj4+ ICsgICAgICovCj4+ICsgICAgewo+PiArICAgICAgICAweDExLCAweDVmLCAweDAxLCAweDgyLCAw eDEwLCAweDIzLCAweDAwLCAweDgwLAo+PiArICAgICAgICAweDAyLCAweDFjLCAweDAwLCAweGEx LCAweDAwLCAweDM2LCAweDAwLCAweDFlLAo+PiArICAgICAgICAweDExLCAweDI5LCAweDEwLCAw eDU5LCAweDAxLCAweDgyLCAweDAwLCAweDgwCj4+ICsgICAgfSwKPj4gKyAgICAvKgo+PiArICAg ICAqIFJHQjJZVVY6NzA5IEhEIG1vZGU6Cj4+ICsgICAgICogICBDYiA9IC0gMC4zMzhHIC0gMC4x MDFSICsgMC40MzlCICsgMTI4Cj4+ICsgICAgICogICBZICA9IDAuNjE0RyAgICsgMC4xODNSICsg MC4wNjJCICsgMTYKPj4gKyAgICAgKiAgIENyID0gLSAwLjM5OUcgKyAwLjQzOVIgLSAwLjA0MEIg KyAxMjgKPj4gKyAgICAgKi8KPj4gKyAgICB7Cj4+ICsgICAgICAgIDB4MTEsIDB4OTgsIDB4MDEs IDB4YzEsIDB4MTAsIDB4MjgsIDB4MDAsIDB4ODAsCj4+ICsgICAgICAgIDB4MDIsIDB4NzQsIDB4 MDAsIDB4YmIsIDB4MDAsIDB4M2YsIDB4MDAsIDB4MTAsCj4+ICsgICAgICAgIDB4MTEsIDB4NWEs IDB4MTAsIDB4NjcsIDB4MDEsIDB4YzEsIDB4MDAsIDB4ODAKPj4gKyAgICB9LAo+PiArICAgIC8q Cj4+ICsgICAgICogUkdCWzA6MjU1XTJSR0JbMTY6MjM1XToKPj4gKyAgICAgKiAgIFInID0gUiB4 ICgyMzUtMTYpLzI1NSArIDE2Owo+PiArICAgICAqICAgRycgPSBHIHggKDIzNS0xNikvMjU1ICsg MTY7Cj4+ICsgICAgICogICBCJyA9IEIgeCAoMjM1LTE2KS8yNTUgKyAxNjsKPj4gKyAgICAgKi8K Pj4gKyAgICB7Cj4+ICsgICAgICAgIDB4MDAsIDB4MDAsIDB4MDMsIDB4NkYsIDB4MDAsIDB4MDAs IDB4MDAsIDB4MTAsCj4+ICsgICAgICAgIDB4MDMsIDB4NkYsIDB4MDAsIDB4MDAsIDB4MDAsIDB4 MDAsIDB4MDAsIDB4MTAsCj4+ICsgICAgICAgIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDMs IDB4NkYsIDB4MDAsIDB4MTAKPj4gKyAgICB9LAo+PiArfTsKPj4gKwo+PiArc3RhdGljIGlubGlu ZSB1OCBoZG1pX3JlYWRiKHN0cnVjdCBpbm5vX2hkbWkgKmhkbWksIHUxNiBvZmZzZXQpCj4+ICt7 Cj4+ICsgICAgcmV0dXJuIHJlYWRsX3JlbGF4ZWQoaGRtaS0+cmVncyArIChvZmZzZXQpICogMHgw NCk7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbmxpbmUgdm9pZCBoZG1pX3dyaXRlYihzdHJ1Y3Qg aW5ub19oZG1pICpoZG1pLCB1MTYgb2Zmc2V0LCAKPj4gdTMyIHZhbCkKPj4gK3sKPj4gKyAgICB3 cml0ZWxfcmVsYXhlZCh2YWwsIGhkbWktPnJlZ3MgKyAob2Zmc2V0KSAqIDB4MDQpOwo+PiArfQo+ PiArCj4+ICtzdGF0aWMgaW5saW5lIHZvaWQgaGRtaV9tb2RiKHN0cnVjdCBpbm5vX2hkbWkgKmhk bWksIHUxNiBvZmZzZXQsCj4+ICsgICAgICAgICAgICAgICAgIHUzMiBtc2ssIHUzMiB2YWwpCj4+ ICt7Cj4+ICsgICAgdTggdGVtcCA9IGhkbWlfcmVhZGIoaGRtaSwgb2Zmc2V0KSAmIH5tc2s7Cj4+ ICsKPj4gKyAgICB0ZW1wIHw9IHZhbCAmIG1zazsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBv ZmZzZXQsIHRlbXApOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCBpbm5vX2hkbWlfaTJjX2lu aXQoc3RydWN0IGlubm9faGRtaSAqaGRtaSkKPj4gK3sKPj4gKyAgICBpbnQgZGRjX2J1c19mcmVx Owo+PiArCj4+ICsgICAgZGRjX2J1c19mcmVxID0gKGhkbWktPnRtZHNfcmF0ZSA+PiAyKSAvIEhE TUlfU0NMX1JBVEU7Cj4+ICsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBERENfQlVTX0ZSRVFf TCwgZGRjX2J1c19mcmVxICYgMHhGRik7Cj4+ICsgICAgaGRtaV93cml0ZWIoaGRtaSwgRERDX0JV U19GUkVRX0gsIChkZGNfYnVzX2ZyZXEgPj4gOCkgJiAweEZGKTsKPj4gKwo+PiArICAgIC8qIENs ZWFyIHRoZSBFRElEIGludGVycnVwdCBmbGFnIGFuZCBtdXRlIHRoZSBpbnRlcnJ1cHQgKi8KPj4g KyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX0lOVEVSUlVQVF9NQVNLMSwgMCk7Cj4+ICsgICAg aGRtaV93cml0ZWIoaGRtaSwgSERNSV9JTlRFUlJVUFRfU1RBVFVTMSwgbV9JTlRfRURJRF9SRUFE WSk7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyB2b2lkIGlubm9faGRtaV9zeXNfcG93ZXIoc3RydWN0 IGlubm9faGRtaSAqaGRtaSwgYm9vbCBlbmFibGUpCj4+ICt7Cj4+ICsgICAgaWYgKGVuYWJsZSkK Pj4gKyAgICAgICAgaGRtaV9tb2RiKGhkbWksIEhETUlfU1lTX0NUUkwsIG1fUE9XRVIsIHZfUFdS X09OKTsKPj4gKyAgICBlbHNlCj4+ICsgICAgICAgIGhkbWlfbW9kYihoZG1pLCBIRE1JX1NZU19D VFJMLCBtX1BPV0VSLCB2X1BXUl9PRkYpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCBpbm5v X2hkbWlfc2V0X3B3cl9tb2RlKHN0cnVjdCBpbm5vX2hkbWkgKmhkbWksIGludCBtb2RlKQo+PiAr ewo+PiArICAgIHN3aXRjaCAobW9kZSkgewo+PiArICAgIGNhc2UgTk9STUFMOgo+PiArICAgICAg ICBpbm5vX2hkbWlfc3lzX3Bvd2VyKGhkbWksIGZhbHNlKTsKPj4gKwo+PiArICAgICAgICBoZG1p X3dyaXRlYihoZG1pLCBIRE1JX1BIWV9QUkVfRU1QSEFTSVMsIDB4NmYpOwo+PiArICAgICAgICBo ZG1pX3dyaXRlYihoZG1pLCBIRE1JX1BIWV9EUklWRVIsIDB4YmIpOwo+PiArCj4+ICsgICAgICAg IGhkbWlfd3JpdGViKGhkbWksIEhETUlfUEhZX1NZU19DVEwsIDB4MTUpOwo+PiArICAgICAgICBo ZG1pX3dyaXRlYihoZG1pLCBIRE1JX1BIWV9TWVNfQ1RMLCAweDE0KTsKPj4gKyAgICAgICAgaGRt aV93cml0ZWIoaGRtaSwgSERNSV9QSFlfU1lTX0NUTCwgMHgxMCk7Cj4+ICsgICAgICAgIGhkbWlf d3JpdGViKGhkbWksIEhETUlfUEhZX0NIR19QV1IsIDB4MGYpOwo+PiArICAgICAgICBoZG1pX3dy aXRlYihoZG1pLCBIRE1JX1BIWV9TWU5DLCAweDAwKTsKPj4gKyAgICAgICAgaGRtaV93cml0ZWIo aGRtaSwgSERNSV9QSFlfU1lOQywgMHgwMSk7Cj4+ICsKPj4gKyAgICAgICAgaW5ub19oZG1pX3N5 c19wb3dlcihoZG1pLCB0cnVlKTsKPj4gKyAgICAgICAgYnJlYWs7Cj4+ICsKPj4gKyAgICBjYXNl IExPV0VSX1BXUjoKPj4gKyAgICAgICAgaW5ub19oZG1pX3N5c19wb3dlcihoZG1pLCBmYWxzZSk7 Cj4+ICsgICAgICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfUEhZX0RSSVZFUiwgMHgwMCk7Cj4+ ICsgICAgICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfUEhZX1BSRV9FTVBIQVNJUywgMHgwMCk7 Cj4+ICsgICAgICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfUEhZX0NIR19QV1IsIDB4MDApOwo+ PiArICAgICAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX1BIWV9TWVNfQ1RMLCAweDE1KTsKPj4g Kwo+PiArICAgICAgICBicmVhazsKPj4gKwo+PiArICAgIGRlZmF1bHQ6Cj4+ICsgICAgICAgIGRl dl9lcnIoaGRtaS0+ZGV2LCAiVW5rbm93biBwb3dlciBtb2RlICVkXG4iLCBtb2RlKTsKPj4gKyAg ICB9Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyB2b2lkIGlubm9faGRtaV9yZXNldChzdHJ1Y3QgaW5u b19oZG1pICpoZG1pKQo+PiArewo+PiArICAgIHUzMiB2YWw7Cj4+ICsgICAgdTMyIG1zazsKPj4g Kwo+PiArICAgIGhkbWlfbW9kYihoZG1pLCBIRE1JX1NZU19DVFJMLCBtX1JTVF9ESUdJVEFMLCB2 X05PVF9SU1RfRElHSVRBTCk7Cj4+ICsgICAgdWRlbGF5KDEwMCk7Cj4+ICsKPj4gKyAgICBoZG1p X21vZGIoaGRtaSwgSERNSV9TWVNfQ1RSTCwgbV9SU1RfQU5BTE9HLCB2X05PVF9SU1RfQU5BTE9H KTsKPj4gKyAgICB1ZGVsYXkoMTAwKTsKPj4gKwo+PiArICAgIG1zayA9IG1fUkVHX0NMS19JTlYg fCBtX1JFR19DTEtfU09VUkNFIHwgbV9QT1dFUiB8IG1fSU5UX1BPTDsKPj4gKyAgICB2YWwgPSB2 X1JFR19DTEtfSU5WIHwgdl9SRUdfQ0xLX1NPVVJDRV9TWVMgfCB2X1BXUl9PTiB8IAo+PiB2X0lO VF9QT0xfSElHSDsKPj4gKyAgICBoZG1pX21vZGIoaGRtaSwgSERNSV9TWVNfQ1RSTCwgbXNrLCB2 YWwpOwo+PiArCj4+ICsgICAgaW5ub19oZG1pX3NldF9wd3JfbW9kZShoZG1pLCBOT1JNQUwpOwo+ PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IGlubm9faGRtaV9jb25maWdfdmlkZW9fYXZpKHN0cnVj dCBpbm5vX2hkbWkgKmhkbWkpCj4+ICt7Cj4+ICsgICAgY2hhciBpbmZvW0hETUlfU0laRV9BVklf SU5GT0ZSQU1FXSA9IHswfTsKPj4gKyAgICBpbnQgYXZpX2NvbG9yX21vZGU7Cj4+ICsgICAgaW50 IGk7Cj4+ICsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX0NPTlRST0xfUEFDS0VUX0JV Rl9JTkRFWCwgSU5GT0ZSQU1FX0FWSSk7Cj4+ICsKPj4gKyAgICBpbmZvWzBdID0gMHg4MjsKPj4g KyAgICBpbmZvWzFdID0gMHgwMjsKPj4gKyAgICBpbmZvWzJdID0gMHgwRDsKPj4gKyAgICBpbmZv WzNdID0gaW5mb1swXSArIGluZm9bMV0gKyBpbmZvWzJdOwo+PiArCj4+ICsgICAgaWYgKGhkbWkt PmhkbWlfZGF0YS5lbmNfb3V0X2Zvcm1hdCA9PSBIRE1JX0NPTE9SU1BBQ0VfUkdCKQo+PiArICAg ICAgICBhdmlfY29sb3JfbW9kZSA9IEFWSV9DT0xPUl9NT0RFX1JHQjsKPj4gKyAgICBlbHNlIGlm IChoZG1pLT5oZG1pX2RhdGEuZW5jX291dF9mb3JtYXQgPT0gSERNSV9DT0xPUlNQQUNFX1lVVjQ0 NCkKPj4gKyAgICAgICAgYXZpX2NvbG9yX21vZGUgPSBBVklfQ09MT1JfTU9ERV9ZQ0JDUjQ0NDsK Pj4gKyAgICBlbHNlIGlmIChoZG1pLT5oZG1pX2RhdGEuZW5jX291dF9mb3JtYXQgPT0gSERNSV9D T0xPUlNQQUNFX1lVVjQyMikKPj4gKyAgICAgICAgYXZpX2NvbG9yX21vZGUgPSBBVklfQ09MT1Jf TU9ERV9ZQ0JDUjQyMjsKPj4gKyAgICBlbHNlCj4+ICsgICAgICAgIGF2aV9jb2xvcl9tb2RlID0g QVZJX0NPTE9SX01PREVfUkdCOwo+PiArCj4+ICsgICAgaW5mb1s0XSA9IChhdmlfY29sb3JfbW9k ZSA8PCA1KTsKPj4gKyAgICBpbmZvWzVdID0gKEFWSV9DT0xPUklNRVRSWV9OT19EQVRBIDw8IDYp IHwKPj4gKyAgICAgICAgICAoQVZJX0NPREVEX0ZSQU1FX0FTUEVDVF9OT19EQVRBIDw8IDQpIHwK Pj4gKyAgICAgICAgICBBQ1RJVkVfQVNQRUNUX1JBVEVfU0FNRV9BU19DT0RFRF9GUkFNRTsKPj4g Kwo+PiArICAgIGluZm9bNl0gPSAwOwo+PiArICAgIGluZm9bN10gPSBoZG1pLT5oZG1pX2RhdGEu dmljOwo+PiArCj4+ICsgICAgaWYgKGhkbWktPmhkbWlfZGF0YS52aWMgPT0gNiB8fCBoZG1pLT5o ZG1pX2RhdGEudmljID09IDcgfHwKPj4gKyAgICAgICAgaGRtaS0+aGRtaV9kYXRhLnZpYyA9PSAy MSB8fCBoZG1pLT5oZG1pX2RhdGEudmljID09IDIyKQo+PiArICAgICAgICBpbmZvWzhdID0gMTsK Pj4gKyAgICBlbHNlCj4+ICsgICAgICAgIGluZm9bOF0gPSAwOwo+PiArCj4+ICsgICAgLyogQ2Fs Y3VsYXRlIGF2aSBpbmZvIGZyYW1lIGNoZWNLc3VtICovCj4+ICsgICAgZm9yIChpID0gNDsgaSA8 IEhETUlfU0laRV9BVklfSU5GT0ZSQU1FOyBpKyspCj4+ICsgICAgICAgIGluZm9bM10gKz0gaW5m b1tpXTsKPj4gKyAgICBpbmZvWzNdID0gMHgxMDAgLSBpbmZvWzNdOwo+PiArCj4+ICsgICAgZm9y IChpID0gMDsgaSA8IEhETUlfU0laRV9BVklfSU5GT0ZSQU1FOyBpKyspCj4+ICsgICAgICAgIGhk bWlfd3JpdGViKGhkbWksIEhETUlfQ09OVFJPTF9QQUNLRVRfQUREUiArIGksIGluZm9baV0pOwo+ PiArCj4+ICsgICAgcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgaW5ub19oZG1p X2NvbmZpZ192aWRlb192c2koc3RydWN0IGlubm9faGRtaSAqaGRtaSkKPj4gK3sKPj4gKyAgICBj aGFyIGluZm9bSERNSV9TSVpFX1ZTSV9JTkZPRlJBTUVdID0gezB9Owo+PiArICAgIGludCBpOwo+ PiArCj4+ICsgICAgaGRtaV9tb2RiKGhkbWksIEhETUlfUEFDS0VUX1NFTkRfQVVUTywgbV9QQUNL RVRfVlNJX0VOLAo+PiArICAgICAgICAgIHZfUEFDS0VUX1ZTSV9FTigwKSk7Cj4+ICsKPj4gKyAg ICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX0NPTlRST0xfUEFDS0VUX0JVRl9JTkRFWCwgSU5GT0ZS QU1FX1ZTSSk7Cj4+ICsKPj4gKyAgICAvKiBIZWFkZXIgQnl0ZXMgKi8KPj4gKyAgICBpbmZvWzBd ID0gMHg4MTsKPj4gKyAgICBpbmZvWzFdID0gMHgwMTsKPj4gKwo+PiArICAgIC8qIFBCMSAtIFBC MyBjb250YWluIHRoZSAyNGJpdCBJRUVFIFJlZ2lzdHJhdGlvbiBJZGVudGlmaWVyICovCj4+ICsg ICAgaW5mb1s0XSA9IDB4MDM7Cj4+ICsgICAgaW5mb1s1XSA9IDB4MGM7Cj4+ICsgICAgaW5mb1s2 XSA9IDB4MDA7Cj4+ICsKPj4gKyAgICAvKiBQQjQgLSBIRE1JX1ZpZGVvX0Zvcm1hdCBpbnRvIGJp dHMgNzo1ICovCj4+ICsgICAgaW5mb1s3XSA9IDA7Cj4+ICsKPj4gKyAgICAvKgo+PiArICAgICAq IFBCNSAtIERlcGVuZGluZyBvbiB0aGUgdmlkZW8gZm9ybWF0LCB0aGlzIGJ5dGUgd2lsbCBjb250 YWluCj4+ICsgICAgICogZWl0aGVyIHRoZSBIRE1JX1ZJQyBjb2RlIGluIGJ1dHMgNzowLCBPUiB0 aGUgM0RfU3RydWN0dXJlIGluCj4+ICsgICAgICogYml0cyA3OjQuCj4+ICsgICAgICovCj4+ICsg ICAgaW5mb1syXSA9IDB4MDYgLSAyOwo+PiArICAgIGluZm9bOF0gPSAwOwo+PiArICAgIGluZm9b OV0gPSAwOwo+PiArCj4+ICsgICAgaW5mb1szXSA9IGluZm9bMF0gKyBpbmZvWzFdICsgaW5mb1sy XTsKPj4gKwo+PiArICAgIC8qIENhbGN1bGF0ZSBpbmZvIGZyYW1lIGNoZWNLc3VtICovCj4+ICsg ICAgZm9yIChpID0gNDsgaSA8IEhETUlfU0laRV9WU0lfSU5GT0ZSQU1FOyBpKyspCj4+ICsgICAg ICAgIGluZm9bM10gKz0gaW5mb1tpXTsKPj4gKyAgICBpbmZvWzNdID0gMHgxMDAgLSBpbmZvWzNd Owo+PiArCj4+ICsgICAgZm9yIChpID0gMDsgaSA8IEhETUlfU0laRV9WU0lfSU5GT0ZSQU1FOyBp KyspCj4+ICsgICAgICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfQ09OVFJPTF9QQUNLRVRfQURE UiArIGksIGluZm9baV0pOwo+PiArCj4+ICsgICAgaGRtaV9tb2RiKGhkbWksIEhETUlfUEFDS0VU X1NFTkRfQVVUTywgbV9QQUNLRVRfVlNJX0VOLAo+PiArICAgICAgICAgIHZfUEFDS0VUX1ZTSV9F TigxKSk7Cj4+ICsKPj4gKyAgICByZXR1cm4gMDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGludCBp bm5vX2hkbWlfY29uZmlnX3ZpZGVvX2NzYyhzdHJ1Y3QgaW5ub19oZG1pICpoZG1pKQo+PiArewo+ PiArICAgIHN0cnVjdCBoZG1pX2RhdGFfaW5mbyAqZGF0YSA9ICZoZG1pLT5oZG1pX2RhdGE7Cj4+ ICsgICAgaW50IGMwX2MyX2NoYW5nZSA9IDA7Cj4+ICsgICAgaW50IGNzY19lbmFibGUgPSAwOwo+ PiArICAgIGludCBjc2NfbW9kZSA9IDA7Cj4+ICsgICAgaW50IGF1dG9fY3NjID0gMDsKPj4gKyAg ICBpbnQgdmFsdWU7Cj4+ICsgICAgaW50IGk7Cj4+ICsKPj4gKyAgICAvKiBJbnB1dCB2aWRlbyBt b2RlIGlzIFNEUiBSR0IyNGJpdCwgZGF0YSBlbmFibGUgc2lnbmFsIGZyb20gCj4+IGV4dGVybmFs ICovCj4+ICsgICAgaGRtaV93cml0ZWIoaGRtaSwgSERNSV9WSURFT19DT05UUkwxLCB2X0RFX0VY VEVSTkFMIHwKPj4gKyAgICAgICAgICAgIHZfVklERU9fSU5QVVRfRk9STUFUKFZJREVPX0lOUFVU X1NEUl9SR0I0NDQpKTsKPj4gKwo+PiArICAgIC8qIElucHV0IGNvbG9yIGhhcmRjb2RlIHRvIFJH QiwgYW5kIG91dHB1dCBjb2xvciBoYXJkY29kZSB0byAKPj4gUkdCODg4ICovCj4+ICsgICAgdmFs dWUgPSB2X1ZJREVPX0lOUFVUX0JJVFMoVklERU9fSU5QVVRfOEJJVFMpIHwKPj4gKyAgICAgICAg dl9WSURFT19PVVRQVVRfQ09MT1IoMCkgfAo+PiArICAgICAgICB2X1ZJREVPX0lOUFVUX0NTUCgw KTsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX1ZJREVPX0NPTlRSTDIsIHZhbHVlKTsK Pj4gKwo+PiArICAgIGlmIChkYXRhLT5lbmNfb3V0X2Zvcm1hdCA9PSBkYXRhLT5lbmNfb3V0X2Zv cm1hdCkgewo+PiArICAgICAgICBpZiAoKGRhdGEtPmVuY19pbl9mb3JtYXQgPT0gSERNSV9DT0xP UlNQQUNFX1JHQikgfHwKPj4gKyAgICAgICAgICAgIChkYXRhLT5lbmNfaW5fZm9ybWF0ID49IEhE TUlfQ09MT1JTUEFDRV9ZVVY0NDQpKSB7Cj4+ICsgICAgICAgICAgICB2YWx1ZSA9IHZfU09GX0RJ U0FCTEUgfCB2X0NPTE9SX0RFUFRIX05PVF9JTkRJQ0FURUQoMSk7Cj4+ICsgICAgICAgICAgICBo ZG1pX3dyaXRlYihoZG1pLCBIRE1JX1ZJREVPX0NPTlRSTDMsIHZhbHVlKTsKPj4gKwo+PiArICAg ICAgICAgICAgaGRtaV9tb2RiKGhkbWksIEhETUlfVklERU9fQ09OVFJMLAo+PiArICAgICAgICAg ICAgICAgICAgbV9WSURFT19BVVRPX0NTQyB8IG1fVklERU9fQzBfQzJfU1dBUCwKPj4gKyAgICAg ICAgICAgICAgICAgIHZfVklERU9fQVVUT19DU0MoQVVUT19DU0NfRElTQUJMRSkgfAo+PiArICAg ICAgICAgICAgICAgICAgdl9WSURFT19DMF9DMl9TV0FQKEMwX0MyX0NIQU5HRV9ESVNBQkxFKSk7 Cj4+ICsgICAgICAgICAgICByZXR1cm4gMDsKPj4gKyAgICAgICAgfQo+PiArICAgIH0KPj4gKwo+ PiArICAgIGlmIChkYXRhLT5jb2xvcmltZXRyeSA9PSBIRE1JX0NPTE9SSU1FVFJZX0lUVV82MDEp IHsKPj4gKyAgICAgICAgaWYgKChkYXRhLT5lbmNfaW5fZm9ybWF0ID09IEhETUlfQ09MT1JTUEFD RV9SR0IpICYmCj4+ICsgICAgICAgICAgICAoZGF0YS0+ZW5jX291dF9mb3JtYXQgPT0gSERNSV9D T0xPUlNQQUNFX1lVVjQ0NCkpIHsKPj4gKyAgICAgICAgICAgIGNzY19tb2RlID0gQ1NDX1JHQl8w XzI1NV9UT19JVFU2MDFfMTZfMjM1XzhCSVQ7Cj4+ICsgICAgICAgICAgICBhdXRvX2NzYyA9IEFV VE9fQ1NDX0RJU0FCTEU7Cj4+ICsgICAgICAgICAgICBjMF9jMl9jaGFuZ2UgPSBDMF9DMl9DSEFO R0VfRElTQUJMRTsKPj4gKyAgICAgICAgICAgIGNzY19lbmFibGUgPSB2X0NTQ19FTkFCTEU7Cj4+ ICsgICAgICAgIH0gZWxzZSBpZiAoKGRhdGEtPmVuY19pbl9mb3JtYXQgPT0gSERNSV9DT0xPUlNQ QUNFX1lVVjQ0NCkgJiYKPj4gKyAgICAgICAgICAgICAgIChkYXRhLT5lbmNfb3V0X2Zvcm1hdCA9 PSBIRE1JX0NPTE9SU1BBQ0VfUkdCKSkgewo+PiArICAgICAgICAgICAgY3NjX21vZGUgPSBDU0Nf SVRVNjAxXzE2XzIzNV9UT19SR0JfMF8yNTVfOEJJVDsKPj4gKyAgICAgICAgICAgIGF1dG9fY3Nj ID0gQVVUT19DU0NfRU5BQkxFOwo+PiArICAgICAgICAgICAgYzBfYzJfY2hhbmdlID0gQzBfQzJf Q0hBTkdFX0RJU0FCTEU7Cj4+ICsgICAgICAgICAgICBjc2NfZW5hYmxlID0gdl9DU0NfRElTQUJM RTsKPj4gKyAgICAgICAgfQo+PiArICAgIH0gZWxzZSB7Cj4+ICsgICAgICAgIGlmICgoZGF0YS0+ ZW5jX2luX2Zvcm1hdCA9PSBIRE1JX0NPTE9SU1BBQ0VfUkdCKSAmJgo+PiArICAgICAgICAgICAg KGRhdGEtPmVuY19vdXRfZm9ybWF0ID09IEhETUlfQ09MT1JTUEFDRV9ZVVY0NDQpKSB7Cj4+ICsg ICAgICAgICAgICBjc2NfbW9kZSA9IENTQ19SR0JfMF8yNTVfVE9fSVRVNzA5XzE2XzIzNV84QklU Owo+PiArICAgICAgICAgICAgYXV0b19jc2MgPSBBVVRPX0NTQ19ESVNBQkxFOwo+PiArICAgICAg ICAgICAgYzBfYzJfY2hhbmdlID0gQzBfQzJfQ0hBTkdFX0RJU0FCTEU7Cj4+ICsgICAgICAgICAg ICBjc2NfZW5hYmxlID0gdl9DU0NfRU5BQkxFOwo+PiArICAgICAgICB9IGVsc2UgaWYgKChkYXRh LT5lbmNfaW5fZm9ybWF0ID09IEhETUlfQ09MT1JTUEFDRV9ZVVY0NDQpICYmCj4+ICsgICAgICAg ICAgICAgICAoZGF0YS0+ZW5jX291dF9mb3JtYXQgPT0gSERNSV9DT0xPUlNQQUNFX1JHQikpIHsK Pj4gKyAgICAgICAgICAgIGNzY19tb2RlID0gQ1NDX0lUVTcwOV8xNl8yMzVfVE9fUkdCXzBfMjU1 XzhCSVQ7Cj4+ICsgICAgICAgICAgICBhdXRvX2NzYyA9IEFVVE9fQ1NDX0VOQUJMRTsKPj4gKyAg ICAgICAgICAgIGMwX2MyX2NoYW5nZSA9IEMwX0MyX0NIQU5HRV9ESVNBQkxFOwo+PiArICAgICAg ICAgICAgY3NjX2VuYWJsZSA9IHZfQ1NDX0RJU0FCTEU7Cj4+ICsgICAgICAgIH0KPj4gKyAgICB9 Cj4+ICsKPj4gKyAgICBmb3IgKGkgPSAwOyBpIDwgMjQ7IGkrKykKPj4gKyAgICAgICAgaGRtaV93 cml0ZWIoaGRtaSwgSERNSV9WSURFT19DU0NfQ09FRiArIGksCj4+ICsgICAgICAgICAgICAgICAg Y29lZmZfY3NjW2NzY19tb2RlXVtpXSk7Cj4+ICsKPj4gKyAgICB2YWx1ZSA9IHZfU09GX0RJU0FC TEUgfCBjc2NfZW5hYmxlIHwgCj4+IHZfQ09MT1JfREVQVEhfTk9UX0lORElDQVRFRCgxKTsKPj4g KyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX1ZJREVPX0NPTlRSTDMsIHZhbHVlKTsKPj4gKyAg ICBoZG1pX21vZGIoaGRtaSwgSERNSV9WSURFT19DT05UUkwsIG1fVklERU9fQVVUT19DU0MgfAo+ PiArICAgICAgICAgIG1fVklERU9fQzBfQzJfU1dBUCwgdl9WSURFT19BVVRPX0NTQyhhdXRvX2Nz YykgfAo+PiArICAgICAgICAgIHZfVklERU9fQzBfQzJfU1dBUChjMF9jMl9jaGFuZ2UpKTsKPj4g Kwo+PiArICAgIHJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IGlubm9faGRtaV9j b25maWdfdmlkZW9fdGltaW5nKHN0cnVjdCBpbm5vX2hkbWkgKmhkbWksCj4+ICsgICAgICAgICAg ICAgICAgICAgICBzdHJ1Y3QgZHJtX2Rpc3BsYXlfbW9kZSAqbW9kZSkKPj4gK3sKPj4gKyAgICBp bnQgdmFsdWU7Cj4+ICsKPj4gKyAgICAvKiBTZXQgZGV0YWlsIGV4dGVybmFsIHZpZGVvIHRpbWlu ZyBwb2xhcml0eSBhbmQgaW50ZXJsYWNlIG1vZGUgKi8KPj4gKyAgICB2YWx1ZSA9IHZfRVhURVJB TkxfVklERU8oMSk7Cj4+ICsgICAgdmFsdWUgfD0gbW9kZS0+ZmxhZ3MgJiBEUk1fTU9ERV9GTEFH X1BIU1lOQyA/Cj4+ICsgICAgICAgICB2X0hTWU5DX1BPTEFSSVRZKDEpIDogdl9IU1lOQ19QT0xB UklUWSgwKTsKPj4gKyAgICB2YWx1ZSB8PSBtb2RlLT5mbGFncyAmIERSTV9NT0RFX0ZMQUdfUFZT WU5DID8KPj4gKyAgICAgICAgIHZfVlNZTkNfUE9MQVJJVFkoMSkgOiB2X1ZTWU5DX1BPTEFSSVRZ KDApOwo+PiArICAgIHZhbHVlIHw9IG1vZGUtPmZsYWdzICYgRFJNX01PREVfRkxBR19JTlRFUkxB Q0UgPwo+PiArICAgICAgICAgdl9JTkVUTEFDRSgxKSA6IHZfSU5FVExBQ0UoMCk7Cj4+ICsgICAg aGRtaV93cml0ZWIoaGRtaSwgSERNSV9WSURFT19USU1JTkdfQ1RMLCB2YWx1ZSk7Cj4+ICsKPj4g KyAgICAvKiBTZXQgZGV0YWlsIGV4dGVybmFsIHZpZGVvIHRpbWluZyAqLwo+PiArICAgIHZhbHVl ID0gbW9kZS0+aHRvdGFsOwo+PiArICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfVklERU9fRVhU X0hUT1RBTF9MLCB2YWx1ZSAmIDB4RkYpOwo+PiArICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlf VklERU9fRVhUX0hUT1RBTF9ILCAodmFsdWUgPj4gOCkgJiAweEZGKTsKPj4gKwo+PiArICAgIHZh bHVlID0gbW9kZS0+aHRvdGFsIC0gbW9kZS0+aGRpc3BsYXk7Cj4+ICsgICAgaGRtaV93cml0ZWIo aGRtaSwgSERNSV9WSURFT19FWFRfSEJMQU5LX0wsIHZhbHVlICYgMHhGRik7Cj4+ICsgICAgaGRt aV93cml0ZWIoaGRtaSwgSERNSV9WSURFT19FWFRfSEJMQU5LX0gsICh2YWx1ZSA+PiA4KSAmIDB4 RkYpOwo+PiArCj4+ICsgICAgdmFsdWUgPSBtb2RlLT5oc3luY19zdGFydCAtIG1vZGUtPmhkaXNw bGF5Owo+PiArICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfVklERU9fRVhUX0hERUxBWV9MLCB2 YWx1ZSAmIDB4RkYpOwo+PiArICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfVklERU9fRVhUX0hE RUxBWV9ILCAodmFsdWUgPj4gOCkgJiAweEZGKTsKPj4gKwo+PiArICAgIHZhbHVlID0gbW9kZS0+ aHN5bmNfZW5kIC0gbW9kZS0+aHN5bmNfc3RhcnQ7Cj4+ICsgICAgaGRtaV93cml0ZWIoaGRtaSwg SERNSV9WSURFT19FWFRfSERVUkFUSU9OX0wsIHZhbHVlICYgMHhGRik7Cj4+ICsgICAgaGRtaV93 cml0ZWIoaGRtaSwgSERNSV9WSURFT19FWFRfSERVUkFUSU9OX0gsICh2YWx1ZSA+PiA4KSAmIDB4 RkYpOwo+PiArCj4+ICsgICAgdmFsdWUgPSBtb2RlLT52dG90YWw7Cj4+ICsgICAgaGRtaV93cml0 ZWIoaGRtaSwgSERNSV9WSURFT19FWFRfVlRPVEFMX0wsIHZhbHVlICYgMHhGRik7Cj4+ICsgICAg aGRtaV93cml0ZWIoaGRtaSwgSERNSV9WSURFT19FWFRfVlRPVEFMX0gsICh2YWx1ZSA+PiA4KSAm IDB4RkYpOwo+PiArCj4+ICsgICAgdmFsdWUgPSBtb2RlLT52dG90YWwgLSBtb2RlLT52ZGlzcGxh eTsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX1ZJREVPX0VYVF9WQkxBTkssIHZhbHVl ICYgMHhGRik7Cj4+ICsKPj4gKyAgICB2YWx1ZSA9IG1vZGUtPnZzeW5jX3N0YXJ0IC0gbW9kZS0+ dmRpc3BsYXk7Cj4+ICsgICAgaGRtaV93cml0ZWIoaGRtaSwgSERNSV9WSURFT19FWFRfVkRFTEFZ LCB2YWx1ZSAmIDB4RkYpOwo+PiArCj4+ICsgICAgdmFsdWUgPSBtb2RlLT52c3luY19lbmQgLSBt b2RlLT52c3luY19zdGFydDsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX1ZJREVPX0VY VF9WRFVSQVRJT04sIHZhbHVlICYgMHhGRik7Cj4+ICsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1p LCBIRE1JX1BIWV9QUkVfRElWX1JBVElPLCAweDFlKTsKPj4gKyAgICBoZG1pX3dyaXRlYihoZG1p LCBIRE1JX1BIWV9GRUVEQkFDS19ESVZfUkFUSU9fTE9XLCAweDJjKTsKPj4gKyAgICBoZG1pX3dy aXRlYihoZG1pLCBIRE1JX1BIWV9GRUVEQkFDS19ESVZfUkFUSU9fSElHSCwgMHgwMSk7Cj4+ICsK Pj4gKyAgICByZXR1cm4gMDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGludCBpbm5vX2hkbWlfc2V0 dXAoc3RydWN0IGlubm9faGRtaSAqaGRtaSwKPj4gKyAgICAgICAgICAgICAgIHN0cnVjdCBkcm1f ZGlzcGxheV9tb2RlICptb2RlKQo+PiArewo+PiArICAgIGludCB2YWx1ZTsKPj4gKwo+PiArICAg IGhkbWktPmhkbWlfZGF0YS52aWMgPSBkcm1fbWF0Y2hfY2VhX21vZGUobW9kZSk7Cj4+ICsKPj4g KyAgICBoZG1pLT5oZG1pX2RhdGEuZW5jX2luX2Zvcm1hdCA9IEhETUlfQ09MT1JTUEFDRV9SR0I7 Cj4+ICsgICAgaGRtaS0+aGRtaV9kYXRhLmVuY19vdXRfZm9ybWF0ID0gSERNSV9DT0xPUlNQQUNF X1JHQjsKPj4gKwo+PiArICAgIGlmICgoaGRtaS0+aGRtaV9kYXRhLnZpYyA9PSA2KSB8fCAoaGRt aS0+aGRtaV9kYXRhLnZpYyA9PSA3KSB8fAo+PiArICAgICAgICAoaGRtaS0+aGRtaV9kYXRhLnZp YyA9PSAyMSkgfHwgKGhkbWktPmhkbWlfZGF0YS52aWMgPT0gMjIpIHx8Cj4+ICsgICAgICAgICho ZG1pLT5oZG1pX2RhdGEudmljID09IDIpIHx8IChoZG1pLT5oZG1pX2RhdGEudmljID09IDMpIHx8 Cj4+ICsgICAgICAgIChoZG1pLT5oZG1pX2RhdGEudmljID09IDE3KSB8fCAoaGRtaS0+aGRtaV9k YXRhLnZpYyA9PSAxOCkpCj4+ICsgICAgICAgIGhkbWktPmhkbWlfZGF0YS5jb2xvcmltZXRyeSA9 IEhETUlfQ09MT1JJTUVUUllfSVRVXzYwMTsKPj4gKyAgICBlbHNlCj4+ICsgICAgICAgIGhkbWkt PmhkbWlfZGF0YS5jb2xvcmltZXRyeSA9IEhETUlfQ09MT1JJTUVUUllfSVRVXzcwOTsKPj4gKwo+ PiArICAgIC8qIE11dGUgdmlkZW8gYW5kIGF1ZGlvIG91dHB1dCAqLwo+PiArICAgIGhkbWlfbW9k YihoZG1pLCBIRE1JX0FWX01VVEUsIG1fQVVESU9fTVVURSB8IG1fVklERU9fQkxBQ0ssCj4+ICsg ICAgICAgICAgdl9BVURJT19NVVRFKDEpIHwgdl9WSURFT19NVVRFKDEpKTsKPj4gKwo+PiArICAg IC8qIFNldCBIRE1JIE1vZGUgKi8KPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1JX0hEQ1Bf Q1RSTCwKPj4gKyAgICAgICAgICAgIHZfSERNSV9EVkkoaGRtaS0+aGRtaV9kYXRhLnNpbmtfaXNf aGRtaSkpOwo+PiArCj4+ICsgICAgaW5ub19oZG1pX2NvbmZpZ192aWRlb190aW1pbmcoaGRtaSwg bW9kZSk7Cj4+ICsKPj4gKyAgICBpbm5vX2hkbWlfY29uZmlnX3ZpZGVvX2NzYyhoZG1pKTsKPj4g Kwo+PiArICAgIGlmIChoZG1pLT5oZG1pX2RhdGEuc2lua19pc19oZG1pKSB7Cj4+ICsgICAgICAg IGlubm9faGRtaV9jb25maWdfdmlkZW9fYXZpKGhkbWkpOwo+PiArICAgICAgICBpbm5vX2hkbWlf Y29uZmlnX3ZpZGVvX3ZzaShoZG1pKTsKPj4gKyAgICB9Cj4+ICsKPj4gKyAgICAvKgo+PiArICAg ICAqIFdoZW4gSVAgY29udHJvbGxlciBoYXZlIGNvbmZpZ3VyZWQgdG8gYW4gYWNjdXJhdGUgdmlk ZW8KPj4gKyAgICAgKiB0aW1pbmcsIHRoZW4gdGhlIFRNRFMgY2xvY2sgc291cmNlIHdvdWxkIGJl IHN3aXRjaGVkIHRvCj4+ICsgICAgICogRENMS19MQ0RDLCBzbyB3ZSBuZWVkIHRvIGluaXQgdGhl IFRNRFMgcmF0ZSB0byBtb2RlIHBpeGVsCj4+ICsgICAgICogY2xvY2sgcmF0ZSwgYW5kIHJlY29u ZmlndXJlIHRoZSBEREMgY2xvY2suCj4+ICsgICAgICovCj4+ICsgICAgaGRtaS0+dG1kc19yYXRl ID0gbW9kZS0+Y2xvY2sgKiAxMDAwOwo+PiArICAgIGlubm9faGRtaV9pMmNfaW5pdChoZG1pKTsK Pj4gKwo+PiArICAgIC8qIFVubXV0ZSB2aWRlbyBhbmQgYXVkaW8gb3V0cHV0ICovCj4+ICsgICAg aGRtaV9tb2RiKGhkbWksIEhETUlfQVZfTVVURSwgbV9BVURJT19NVVRFIHwgbV9WSURFT19CTEFD SywKPj4gKyAgICAgICAgICB2X0FVRElPX01VVEUoMCkgfCB2X1ZJREVPX01VVEUoMCkpOwo+PiAr Cj4+ICsgICAgcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyB2b2lkIGlubm9faGRtaV9l bmNvZGVyX21vZGVfc2V0KHN0cnVjdCBkcm1fZW5jb2RlciAqZW5jb2RlciwKPj4gKyAgICAgICAg ICAgICAgICAgICAgICAgc3RydWN0IGRybV9kaXNwbGF5X21vZGUgKm1vZGUsCj4+ICsgICAgICAg ICAgICAgICAgICAgICAgIHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlICphZGpfbW9kZSkKPj4gK3sK Pj4gKyAgICBzdHJ1Y3QgaW5ub19oZG1pICpoZG1pID0gdG9faW5ub19oZG1pKGVuY29kZXIpOwo+ PiArCj4+ICsgICAgaW5ub19oZG1pX3NldHVwKGhkbWksIGFkal9tb2RlKTsKPj4gKwo+PiArICAg IC8qIFN0b3JlIHRoZSBkaXNwbGF5IG1vZGUgZm9yIHBsdWdpbi9ES01TIHBvd2Vyb24gZXZlbnRz ICovCj4KPiBJIHRoaW5rIERLTVMgc2hvdWxkIGJlIERQTVMuCgpZZXAsIGRvbmUKCj4KPj4gKyAg ICBtZW1jcHkoJmhkbWktPnByZXZpb3VzX21vZGUsIGFkal9tb2RlLCAKPj4gc2l6ZW9mKGhkbWkt PnByZXZpb3VzX21vZGUpKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIHZvaWQgaW5ub19oZG1pX2Vu Y29kZXJfZW5hYmxlKHN0cnVjdCBkcm1fZW5jb2RlciAqZW5jb2RlcikKPj4gK3sKPj4gKyAgICBz dHJ1Y3QgaW5ub19oZG1pICpoZG1pID0gdG9faW5ub19oZG1pKGVuY29kZXIpOwo+PiArCj4+ICsg ICAgaW5ub19oZG1pX3NldF9wd3JfbW9kZShoZG1pLCBOT1JNQUwpOwo+PiArfQo+PiArCj4+ICtz dGF0aWMgdm9pZCBpbm5vX2hkbWlfZW5jb2Rlcl9kaXNhYmxlKHN0cnVjdCBkcm1fZW5jb2RlciAq ZW5jb2RlcikKPj4gK3sKPj4gKyAgICBzdHJ1Y3QgaW5ub19oZG1pICpoZG1pID0gdG9faW5ub19o ZG1pKGVuY29kZXIpOwo+PiArCj4+ICsgICAgaW5ub19oZG1pX3NldF9wd3JfbW9kZShoZG1pLCBM T1dFUl9QV1IpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCBpbm5vX2hkbWlfZW5jb2Rlcl9j b21taXQoc3RydWN0IGRybV9lbmNvZGVyICplbmNvZGVyKQo+PiArewo+PiArfQo+PiArCj4+ICtz dGF0aWMgdm9pZCBpbm5vX2hkbWlfZW5jb2Rlcl9wcmVwYXJlKHN0cnVjdCBkcm1fZW5jb2RlciAq ZW5jb2RlcikKPj4gK3sKPj4gKyAgICByb2NrY2hpcF9kcm1fY3J0Y19tb2RlX2NvbmZpZyhlbmNv ZGVyLT5jcnRjLCAKPj4gRFJNX01PREVfQ09OTkVDVE9SX0hETUlBLAo+PiArICAgICAgICAgICAg ICAgICAgICAgIFJPQ0tDSElQX09VVF9NT0RFX1A4ODgpOwo+Cj4gQ2FuIHlvdSBtb3ZlIG1vZGVf Y29uZmlnIGludG8gaW5ub19oZG1pX2VuY29kZXJfZW5hYmxlLCBhbmQgcmVtb3ZlIAo+IC5wcmVw YXJlIGFuZCAuY29tbWl0Pwo+CgpZZXMsIGRvbmUKCj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBib29s IGlubm9faGRtaV9lbmNvZGVyX21vZGVfZml4dXAoc3RydWN0IGRybV9lbmNvZGVyICplbmNvZGVy LAo+PiArICAgICAgICAgICAgICAgICAgICAgY29uc3Qgc3RydWN0IGRybV9kaXNwbGF5X21vZGUg Km1vZGUsCj4+ICsgICAgICAgICAgICAgICAgICAgICBzdHJ1Y3QgZHJtX2Rpc3BsYXlfbW9kZSAq YWRqX21vZGUpCj4+ICt7Cj4+ICsgICAgcmV0dXJuIHRydWU7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRp YyBzdHJ1Y3QgZHJtX2VuY29kZXJfaGVscGVyX2Z1bmNzIAo+PiBpbm5vX2hkbWlfZW5jb2Rlcl9o ZWxwZXJfZnVuY3MgPSB7Cj4+ICsgICAgLmVuYWJsZSAgICAgPSBpbm5vX2hkbWlfZW5jb2Rlcl9l bmFibGUsCj4+ICsgICAgLmRpc2FibGUgICAgPSBpbm5vX2hkbWlfZW5jb2Rlcl9kaXNhYmxlLAo+ PiArICAgIC5tb2RlX2ZpeHVwID0gaW5ub19oZG1pX2VuY29kZXJfbW9kZV9maXh1cCwKPj4gKyAg ICAubW9kZV9zZXQgICA9IGlubm9faGRtaV9lbmNvZGVyX21vZGVfc2V0LAo+PiArICAgIC5wcmVw YXJlICAgID0gaW5ub19oZG1pX2VuY29kZXJfcHJlcGFyZSwKPj4gKyAgICAuY29tbWl0ICAgICA9 IGlubm9faGRtaV9lbmNvZGVyX2NvbW1pdCwKPgo+IE9uIGRybSBhdG9taWMsIEkgdGhpbmsgaWYg c3VwcG9ydCAuZW5hYmxlIGFuZCAuZGlzYWJsZSBjYWxsYmFja3MsIHRoZW4gCj4gLnByZXBhcmUg YW5kIC5jb21taXQgaXMgbm90IG5lZWRlZC4KPgoKR290IGl0Cgo+PiArfTsKPj4gKwo+PiArc3Rh dGljIHN0cnVjdCBkcm1fZW5jb2Rlcl9mdW5jcyBpbm5vX2hkbWlfZW5jb2Rlcl9mdW5jcyA9IHsK Pj4gKyAgICAuZGVzdHJveSA9IGRybV9lbmNvZGVyX2NsZWFudXAsCj4+ICt9Owo+PiArCj4+ICtz dGF0aWMgZW51bSBkcm1fY29ubmVjdG9yX3N0YXR1cwo+PiAraW5ub19oZG1pX2Nvbm5lY3Rvcl9k ZXRlY3Qoc3RydWN0IGRybV9jb25uZWN0b3IgKmNvbm5lY3RvciwgYm9vbCBmb3JjZSkKPj4gK3sK Pj4gKyAgICBzdHJ1Y3QgaW5ub19oZG1pICpoZG1pID0gdG9faW5ub19oZG1pKGNvbm5lY3Rvcik7 Cj4+ICsKPj4gKyAgICByZXR1cm4gKGhkbWlfcmVhZGIoaGRtaSwgSERNSV9TVEFUVVMpICYgbV9I T1RQTFVHKSA/Cj4+ICsgICAgICAgIGNvbm5lY3Rvcl9zdGF0dXNfY29ubmVjdGVkIDogY29ubmVj dG9yX3N0YXR1c19kaXNjb25uZWN0ZWQ7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgaW5ub19o ZG1pX2Nvbm5lY3Rvcl9nZXRfbW9kZXMoc3RydWN0IGRybV9jb25uZWN0b3IgCj4+ICpjb25uZWN0 b3IpCj4+ICt7Cj4+ICsgICAgc3RydWN0IGlubm9faGRtaSAqaGRtaSA9IHRvX2lubm9faGRtaShj b25uZWN0b3IpOwo+PiArICAgIHN0cnVjdCBlZGlkICplZGlkOwo+PiArICAgIGludCByZXQgPSAw Owo+PiArCj4+ICsgICAgaWYgKCFoZG1pLT5kZGMpCj4+ICsgICAgICAgIHJldHVybiAwOwo+PiAr Cj4+ICsgICAgZWRpZCA9IGRybV9nZXRfZWRpZChjb25uZWN0b3IsIGhkbWktPmRkYyk7Cj4+ICsg ICAgaWYgKGVkaWQpIHsKPj4gKyAgICAgICAgaGRtaS0+aGRtaV9kYXRhLnNpbmtfaXNfaGRtaSA9 IGRybV9kZXRlY3RfaGRtaV9tb25pdG9yKGVkaWQpOwo+PiArICAgICAgICBoZG1pLT5oZG1pX2Rh dGEuc2lua19oYXNfYXVkaW8gPSAKPj4gZHJtX2RldGVjdF9tb25pdG9yX2F1ZGlvKGVkaWQpOwo+ PiArICAgICAgICBkcm1fbW9kZV9jb25uZWN0b3JfdXBkYXRlX2VkaWRfcHJvcGVydHkoY29ubmVj dG9yLCBlZGlkKTsKPj4gKyAgICAgICAgcmV0ID0gZHJtX2FkZF9lZGlkX21vZGVzKGNvbm5lY3Rv ciwgZWRpZCk7Cj4+ICsgICAgICAgIGtmcmVlKGVkaWQpOwo+PiArICAgIH0KPj4gKwo+PiArICAg IHJldHVybiByZXQ7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBlbnVtIGRybV9tb2RlX3N0YXR1cwo+ PiAraW5ub19oZG1pX2Nvbm5lY3Rvcl9tb2RlX3ZhbGlkKHN0cnVjdCBkcm1fY29ubmVjdG9yICpj b25uZWN0b3IsCj4+ICsgICAgICAgICAgICAgICAgICAgc3RydWN0IGRybV9kaXNwbGF5X21vZGUg Km1vZGUpCj4+ICt7Cj4+ICsgICAgcmV0dXJuIE1PREVfT0s7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRp YyBzdHJ1Y3QgZHJtX2VuY29kZXIgKgo+PiAraW5ub19oZG1pX2Nvbm5lY3Rvcl9iZXN0X2VuY29k ZXIoc3RydWN0IGRybV9jb25uZWN0b3IgKmNvbm5lY3RvcikKPj4gK3sKPj4gKyAgICBzdHJ1Y3Qg aW5ub19oZG1pICpoZG1pID0gdG9faW5ub19oZG1pKGNvbm5lY3Rvcik7Cj4+ICsKPj4gKyAgICBy ZXR1cm4gJmhkbWktPmVuY29kZXI7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQKPj4gK2lubm9f aGRtaV9wcm9iZV9zaW5nbGVfY29ubmVjdG9yX21vZGVzKHN0cnVjdCBkcm1fY29ubmVjdG9yICpj b25uZWN0b3IsCj4+ICsgICAgICAgICAgICAgICAgICAgICAgIHVpbnQzMl90IG1heFgsIHVpbnQz Ml90IG1heFkpCj4+ICt7Cj4+ICsgICAgcmV0dXJuIGRybV9oZWxwZXJfcHJvYmVfc2luZ2xlX2Nv bm5lY3Rvcl9tb2Rlcyhjb25uZWN0b3IsIDE5MjAsIAo+PiAxMDgwKTsKPj4gK30KPj4gKwo+PiAr c3RhdGljIHZvaWQgaW5ub19oZG1pX2Nvbm5lY3Rvcl9kZXN0cm95KHN0cnVjdCBkcm1fY29ubmVj dG9yIAo+PiAqY29ubmVjdG9yKQo+PiArewo+PiArICAgIGRybV9jb25uZWN0b3JfdW5yZWdpc3Rl cihjb25uZWN0b3IpOwo+PiArICAgIGRybV9jb25uZWN0b3JfY2xlYW51cChjb25uZWN0b3IpOwo+ PiArfQo+PiArCj4+ICtzdGF0aWMgc3RydWN0IGRybV9jb25uZWN0b3JfZnVuY3MgaW5ub19oZG1p X2Nvbm5lY3Rvcl9mdW5jcyA9IHsKPj4gKyAgICAuZHBtcyA9IGRybV9hdG9taWNfaGVscGVyX2Nv bm5lY3Rvcl9kcG1zLAo+PiArICAgIC5maWxsX21vZGVzID0gaW5ub19oZG1pX3Byb2JlX3Npbmds ZV9jb25uZWN0b3JfbW9kZXMsCj4+ICsgICAgLmRldGVjdCA9IGlubm9faGRtaV9jb25uZWN0b3Jf ZGV0ZWN0LAo+PiArICAgIC5kZXN0cm95ID0gaW5ub19oZG1pX2Nvbm5lY3Rvcl9kZXN0cm95LAo+ PiArICAgIC5yZXNldCA9IGRybV9hdG9taWNfaGVscGVyX2Nvbm5lY3Rvcl9yZXNldCwKPj4gKyAg ICAuYXRvbWljX2R1cGxpY2F0ZV9zdGF0ZSA9IAo+PiBkcm1fYXRvbWljX2hlbHBlcl9jb25uZWN0 b3JfZHVwbGljYXRlX3N0YXRlLAo+PiArICAgIC5hdG9taWNfZGVzdHJveV9zdGF0ZSA9IGRybV9h dG9taWNfaGVscGVyX2Nvbm5lY3Rvcl9kZXN0cm95X3N0YXRlLAo+PiArfTsKPj4gKwo+PiArc3Rh dGljIHN0cnVjdCBkcm1fY29ubmVjdG9yX2hlbHBlcl9mdW5jcyAKPj4gaW5ub19oZG1pX2Nvbm5l Y3Rvcl9oZWxwZXJfZnVuY3MgPSB7Cj4+ICsgICAgLmdldF9tb2RlcyA9IGlubm9faGRtaV9jb25u ZWN0b3JfZ2V0X21vZGVzLAo+PiArICAgIC5tb2RlX3ZhbGlkID0gaW5ub19oZG1pX2Nvbm5lY3Rv cl9tb2RlX3ZhbGlkLAo+PiArICAgIC5iZXN0X2VuY29kZXIgPSBpbm5vX2hkbWlfY29ubmVjdG9y X2Jlc3RfZW5jb2RlciwKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBpbnQgaW5ub19oZG1pX3JlZ2lz dGVyKHN0cnVjdCBkcm1fZGV2aWNlICpkcm0sIHN0cnVjdCAKPj4gaW5ub19oZG1pICpoZG1pKQo+ PiArewo+PiArICAgIHN0cnVjdCBkcm1fZW5jb2RlciAqZW5jb2RlciA9ICZoZG1pLT5lbmNvZGVy Owo+PiArCj4+ICsgICAgZW5jb2Rlci0+cG9zc2libGVfY3J0Y3MgPSBkcm1fb2ZfZmluZF9wb3Nz aWJsZV9jcnRjcyhkcm0sIAo+PiBoZG1pLT5kZXYtPm9mX25vZGUpOwo+Cj4gS2VlcCA4MCBjaGFy YWN0ZXJzIDotKSAuCj4KRG9uZQo+PiArICAgIC8qCj4+ICsgICAgICogSWYgd2UgZmFpbGVkIHRv IGZpbmQgdGhlIENSVEMocykgd2hpY2ggdGhpcyBlbmNvZGVyIGlzCj4+ICsgICAgICogc3VwcG9z ZWQgdG8gYmUgY29ubmVjdGVkIHRvLCBpdCdzIGJlY2F1c2UgdGhlIENSVEMgaGFzCj4+ICsgICAg ICogbm90IGJlZW4gcmVnaXN0ZXJlZCB5ZXQuICBEZWZlciBwcm9iaW5nLCBhbmQgaG9wZSB0aGF0 Cj4+ICsgICAgICogdGhlIHJlcXVpcmVkIENSVEMgaXMgYWRkZWQgbGF0ZXIuCj4+ICsgICAgICov Cj4+ICsgICAgaWYgKGVuY29kZXItPnBvc3NpYmxlX2NydGNzID09IDApCj4+ICsgICAgICAgIHJl dHVybiAtRVBST0JFX0RFRkVSOwo+PiArCj4+ICsgICAgZHJtX2VuY29kZXJfaGVscGVyX2FkZChl bmNvZGVyLCAmaW5ub19oZG1pX2VuY29kZXJfaGVscGVyX2Z1bmNzKTsKPj4gKyAgICBkcm1fZW5j b2Rlcl9pbml0KGRybSwgZW5jb2RlciwgJmlubm9faGRtaV9lbmNvZGVyX2Z1bmNzLAo+PiArICAg ICAgICAgICAgIERSTV9NT0RFX0VOQ09ERVJfVE1EUywgTlVMTCk7Cj4+ICsKPj4gKyAgICBoZG1p LT5jb25uZWN0b3IucG9sbGVkID0gRFJNX0NPTk5FQ1RPUl9QT0xMX0hQRDsKPj4gKwo+PiArICAg IGRybV9jb25uZWN0b3JfaGVscGVyX2FkZCgmaGRtaS0+Y29ubmVjdG9yLAo+PiArICAgICAgICAg ICAgICAgICAmaW5ub19oZG1pX2Nvbm5lY3Rvcl9oZWxwZXJfZnVuY3MpOwo+PiArICAgIGRybV9j b25uZWN0b3JfaW5pdChkcm0sICZoZG1pLT5jb25uZWN0b3IsIAo+PiAmaW5ub19oZG1pX2Nvbm5l Y3Rvcl9mdW5jcywKPj4gKyAgICAgICAgICAgICAgIERSTV9NT0RFX0NPTk5FQ1RPUl9IRE1JQSk7 Cj4+ICsKPj4gKyAgICBkcm1fbW9kZV9jb25uZWN0b3JfYXR0YWNoX2VuY29kZXIoJmhkbWktPmNv bm5lY3RvciwgZW5jb2Rlcik7Cj4+ICsKPj4gKyAgICByZXR1cm4gMDsKPj4gK30KPj4gKwo+PiAr c3RhdGljIGlycXJldHVybl90IGlubm9faGRtaV9pMmNfaXJxKHN0cnVjdCBpbm5vX2hkbWkgKmhk bWkpCj4+ICt7Cj4+ICsgICAgc3RydWN0IGlubm9faGRtaV9pMmMgKmkyYyA9IGhkbWktPmkyYzsK Pj4gKyAgICB1OCBzdGF0Owo+PiArCj4+ICsgICAgc3RhdCA9IGhkbWlfcmVhZGIoaGRtaSwgSERN SV9JTlRFUlJVUFRfU1RBVFVTMSk7Cj4+ICsgICAgaWYgKCEoc3RhdCAmIG1fSU5UX0VESURfUkVB RFkpKQo+PiArICAgICAgICByZXR1cm4gSVJRX05PTkU7Cj4+ICsKPj4gKyAgICAvKiBDbGVhciBI RE1JIEVESUQgaW50ZXJydXB0IGZsYWcgKi8KPj4gKyAgICBoZG1pX3dyaXRlYihoZG1pLCBIRE1J X0lOVEVSUlVQVF9TVEFUVVMxLCBtX0lOVF9FRElEX1JFQURZKTsKPj4gKwo+PiArICAgIGNvbXBs ZXRlKCZpMmMtPmNtcCk7Cj4+ICsKPj4gKyAgICByZXR1cm4gSVJRX0hBTkRMRUQ7Cj4+ICt9Cj4+ ICsKPj4gK3N0YXRpYyBpcnFyZXR1cm5fdCBpbm5vX2hkbWlfaGFyZGlycShpbnQgaXJxLCB2b2lk ICpkZXZfaWQpCj4+ICt7Cj4+ICsgICAgc3RydWN0IGlubm9faGRtaSAqaGRtaSA9IGRldl9pZDsK Pj4gKyAgICBpcnFyZXR1cm5fdCByZXQgPSBJUlFfTk9ORTsKPj4gKyAgICB1OCBpbnRlcnJ1cHQ7 Cj4+ICsKPj4gKyAgICBpZiAoaGRtaS0+aTJjKQo+PiArICAgICAgICByZXQgPSBpbm5vX2hkbWlf aTJjX2lycShoZG1pKTsKPj4gKwo+PiArICAgIGludGVycnVwdCA9IGhkbWlfcmVhZGIoaGRtaSwg SERNSV9TVEFUVVMpOwo+PiArICAgIGlmIChpbnRlcnJ1cHQgJiBtX0lOVF9IT1RQTFVHKSB7Cj4+ ICsgICAgICAgIGhkbWlfbW9kYihoZG1pLCBIRE1JX1NUQVRVUywgbV9JTlRfSE9UUExVRywgbV9J TlRfSE9UUExVRyk7Cj4+ICsgICAgICAgIHJldCA9IElSUV9XQUtFX1RIUkVBRDsKPj4gKyAgICB9 Cj4+ICsKPj4gKyAgICByZXR1cm4gcmV0Owo+PiArfQo+PiArCj4+ICtzdGF0aWMgaXJxcmV0dXJu X3QgaW5ub19oZG1pX2lycShpbnQgaXJxLCB2b2lkICpkZXZfaWQpCj4+ICt7Cj4+ICsgICAgc3Ry dWN0IGlubm9faGRtaSAqaGRtaSA9IGRldl9pZDsKPj4gKwo+PiArICAgIGRybV9oZWxwZXJfaHBk X2lycV9ldmVudChoZG1pLT5jb25uZWN0b3IuZGV2KTsKPj4gKwo+PiArICAgIHJldHVybiBJUlFf SEFORExFRDsKPj4gK30KPj4gKwo+PiArc3RhdGljIGludCBpbm5vX2hkbWlfaTJjX3dhaXQoc3Ry dWN0IGlubm9faGRtaSAqaGRtaSkKPj4gK3sKPj4gKyAgICBzdHJ1Y3QgaW5ub19oZG1pX2kyYyAq aTJjID0gaGRtaS0+aTJjOwo+PiArICAgIGludCBzdGF0Owo+PiArCj4+ICsgICAgc3RhdCA9IHdh aXRfZm9yX2NvbXBsZXRpb25fdGltZW91dCgmaTJjLT5jbXAsIEhaIC8gMTApOwo+PiArICAgIGlm ICghc3RhdCkgewo+PiArICAgICAgICBzdGF0ID0gd2FpdF9mb3JfY29tcGxldGlvbl90aW1lb3V0 KCZpMmMtPmNtcCwgSFogLyAxMCk7Cj4+ICsgICAgICAgIGlmICghc3RhdCkKPj4gKyAgICAgICAg ICAgIHJldHVybiAtRUFHQUlOOwo+PiArICAgIH0KPj4gKwo+PiArICAgIHJldHVybiAwOwo+PiAr fQo+PiArCj4+ICtzdGF0aWMgaW50IGlubm9faGRtaV9pMmNfcmVhZChzdHJ1Y3QgaW5ub19oZG1p ICpoZG1pLCBzdHJ1Y3QgaTJjX21zZyAKPj4gKm1zZ3MpCj4+ICt7Cj4+ICsgICAgaW50IGxlbmd0 aCA9IG1zZ3MtPmxlbjsKPj4gKyAgICB1OCAqYnVmID0gbXNncy0+YnVmOwo+PiArICAgIGludCBy ZXQ7Cj4+ICsKPj4gKyAgICByZXQgPSBpbm5vX2hkbWlfaTJjX3dhaXQoaGRtaSk7Cj4+ICsgICAg aWYgKHJldCkKPj4gKyAgICAgICAgcmV0dXJuIHJldDsKPj4gKwo+PiArICAgIHdoaWxlIChsZW5n dGgtLSkKPj4gKyAgICAgICAgKmJ1ZisrID0gaGRtaV9yZWFkYihoZG1pLCBIRE1JX0VESURfRklG T19BRERSKTsKPj4gKwo+PiArICAgIHJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50 IGlubm9faGRtaV9pMmNfd3JpdGUoc3RydWN0IGlubm9faGRtaSAqaGRtaSwgc3RydWN0IAo+PiBp MmNfbXNnICptc2dzKQo+PiArewo+PiArICAgIHN0cnVjdCBpbm5vX2hkbWlfaTJjICppMmMgPSBo ZG1pLT5pMmM7Cj4+ICsKPj4gKyAgICAvKgo+PiArICAgICAqIFRoZSBEREMgbW9kdWxlIG9ubHkg c3VwcG9ydCByZWFkIEVESUQgbWVzc2FnZSwgc28KPj4gKyAgICAgKiB3ZSBhc3N1bWUgdGhhdCBl YWNoIHdvcmQgd3JpdGUgdG8gdGhpcyBpMmMgYWRhcHRlcgo+PiArICAgICAqIHNob3VsZCBiZSB0 aGUgb2Zmc2V0IG9mIEVESUQgd29yZCBhZGRyZXNzLgo+PiArICAgICAqLwo+PiArICAgIGlmICgo bXNncy0+bGVuICE9IDEpIHx8Cj4+ICsgICAgICAgICgobXNncy0+YWRkciAhPSBERENfQUREUikg JiYgKG1zZ3MtPmFkZHIgIT0gRERDX1NFR01FTlRfQUREUikpKQo+PiArICAgICAgICByZXR1cm4g LUVJTlZBTDsKPj4gKwo+PiArICAgIHJlaW5pdF9jb21wbGV0aW9uKCZpMmMtPmNtcCk7Cj4+ICsK Pj4gKyAgICBpZiAobXNncy0+YWRkciA9PSBERENfU0VHTUVOVF9BRERSKQo+PiArICAgICAgICBo ZG1pLT5pMmMtPnNlZ21lbnRfYWRkciA9IG1zZ3MtPmJ1ZlswXTsKPj4gKyAgICBpZiAobXNncy0+ YWRkciA9PSBERENfQUREUikKPj4gKyAgICAgICAgaGRtaS0+aTJjLT5kZGNfYWRkciA9IG1zZ3Mt PmJ1ZlswXTsKPj4gKwo+PiArICAgIC8qIFNldCBlZGlkIGZpZm8gZmlyc3QgYWRkciAqLwo+PiAr ICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfRURJRF9GSUZPX09GRlNFVCwgMHgwMCk7Cj4+ICsK Pj4gKyAgICAvKiBTZXQgZWRpZCB3b3JkIGFkZHJlc3MgMHgwMC8weDgwICovCj4+ICsgICAgaGRt aV93cml0ZWIoaGRtaSwgSERNSV9FRElEX1dPUkRfQUREUiwgaGRtaS0+aTJjLT5kZGNfYWRkcik7 Cj4+ICsKPj4gKyAgICAvKiBTZXQgZWRpZCBzZWdtZW50IHBvaW50ZXIgKi8KPj4gKyAgICBoZG1p X3dyaXRlYihoZG1pLCBIRE1JX0VESURfU0VHTUVOVF9QT0lOVEVSLCAKPj4gaGRtaS0+aTJjLT5z ZWdtZW50X2FkZHIpOwo+PiArCj4+ICsgICAgcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRp YyBpbnQgaW5ub19oZG1pX2kyY194ZmVyKHN0cnVjdCBpMmNfYWRhcHRlciAqYWRhcCwKPj4gKyAg ICAgICAgICAgICAgICAgIHN0cnVjdCBpMmNfbXNnICptc2dzLCBpbnQgbnVtKQo+PiArewo+PiAr ICAgIHN0cnVjdCBpbm5vX2hkbWkgKmhkbWkgPSBpMmNfZ2V0X2FkYXBkYXRhKGFkYXApOwo+PiAr ICAgIHN0cnVjdCBpbm5vX2hkbWlfaTJjICppMmMgPSBoZG1pLT5pMmM7Cj4+ICsgICAgaW50IGks IHJldCA9IDA7Cj4+ICsKPj4gKyAgICBtdXRleF9sb2NrKCZpMmMtPmxvY2spOwo+PiArCj4+ICsg ICAgLyogQ2xlYXIgdGhlIEVESUQgaW50ZXJydXB0IGZsYWcgYW5kIHVubXV0ZSB0aGUgaW50ZXJy dXB0ICovCj4+ICsgICAgaGRtaV93cml0ZWIoaGRtaSwgSERNSV9JTlRFUlJVUFRfTUFTSzEsIG1f SU5UX0VESURfUkVBRFkpOwo+PiArICAgIGhkbWlfd3JpdGViKGhkbWksIEhETUlfSU5URVJSVVBU X1NUQVRVUzEsIG1fSU5UX0VESURfUkVBRFkpOwo+PiArCj4+ICsgICAgZm9yIChpID0gMDsgaSA8 IG51bTsgaSsrKSB7Cj4+ICsgICAgICAgIGRldl9kYmcoaGRtaS0+ZGV2LCAieGZlcjogbnVtOiAl ZC8lZCwgbGVuOiAlZCwgZmxhZ3M6ICUjeFxuIiwKPj4gKyAgICAgICAgICAgIGkgKyAxLCBudW0s IG1zZ3NbaV0ubGVuLCBtc2dzW2ldLmZsYWdzKTsKPj4gKwo+PiArICAgICAgICBpZiAobXNnc1tp XS5mbGFncyAmIEkyQ19NX1JEKQo+PiArICAgICAgICAgICAgcmV0ID0gaW5ub19oZG1pX2kyY19y ZWFkKGhkbWksICZtc2dzW2ldKTsKPj4gKyAgICAgICAgZWxzZQo+PiArICAgICAgICAgICAgcmV0 ID0gaW5ub19oZG1pX2kyY193cml0ZShoZG1pLCAmbXNnc1tpXSk7Cj4+ICsKPj4gKyAgICAgICAg aWYgKHJldCA8IDApCj4+ICsgICAgICAgICAgICBicmVhazsKPj4gKyAgICB9Cj4+ICsKPj4gKyAg ICBpZiAoIXJldCkKPj4gKyAgICAgICAgcmV0ID0gbnVtOwo+PiArCj4+ICsgICAgLyogTXV0ZSBI RE1JIEVESUQgaW50ZXJydXB0ICovCj4+ICsgICAgaGRtaV93cml0ZWIoaGRtaSwgSERNSV9JTlRF UlJVUFRfTUFTSzEsIDApOwo+PiArCj4+ICsgICAgbXV0ZXhfdW5sb2NrKCZpMmMtPmxvY2spOwo+ PiArCj4+ICsgICAgcmV0dXJuIHJldDsKPj4gK30KPj4gKwo+PiArc3RhdGljIHUzMiBpbm5vX2hk bWlfaTJjX2Z1bmMoc3RydWN0IGkyY19hZGFwdGVyICphZGFwdGVyKQo+PiArewo+PiArICAgIHJl dHVybiBJMkNfRlVOQ19JMkMgfCBJMkNfRlVOQ19TTUJVU19FTVVMOwo+PiArfQo+PiArCj4+ICtz dGF0aWMgY29uc3Qgc3RydWN0IGkyY19hbGdvcml0aG0gaW5ub19oZG1pX2FsZ29yaXRobSA9IHsK Pj4gKyAgICAubWFzdGVyX3hmZXIgICAgPSBpbm5vX2hkbWlfaTJjX3hmZXIsCj4+ICsgICAgLmZ1 bmN0aW9uYWxpdHkgICAgPSBpbm5vX2hkbWlfaTJjX2Z1bmMsCj4+ICt9Owo+PiArCj4+ICtzdGF0 aWMgc3RydWN0IGkyY19hZGFwdGVyICppbm5vX2hkbWlfaTJjX2FkYXB0ZXIoc3RydWN0IGlubm9f aGRtaSAKPj4gKmhkbWkpCj4+ICt7Cj4+ICsgICAgc3RydWN0IGkyY19hZGFwdGVyICphZGFwOwo+ PiArICAgIHN0cnVjdCBpbm5vX2hkbWlfaTJjICppMmM7Cj4+ICsgICAgaW50IHJldDsKPj4gKwo+ PiArICAgIGkyYyA9IGRldm1fa3phbGxvYyhoZG1pLT5kZXYsIHNpemVvZigqaTJjKSwgR0ZQX0tF Uk5FTCk7Cj4+ICsgICAgaWYgKCFpMmMpCj4+ICsgICAgICAgIHJldHVybiBFUlJfUFRSKC1FTk9N RU0pOwo+PiArCj4+ICsgICAgbXV0ZXhfaW5pdCgmaTJjLT5sb2NrKTsKPj4gKyAgICBpbml0X2Nv bXBsZXRpb24oJmkyYy0+Y21wKTsKPj4gKwo+PiArICAgIGFkYXAgPSAmaTJjLT5hZGFwOwo+PiAr ICAgIGFkYXAtPmNsYXNzID0gSTJDX0NMQVNTX0REQzsKPj4gKyAgICBhZGFwLT5vd25lciA9IFRI SVNfTU9EVUxFOwo+PiArICAgIGFkYXAtPmRldi5wYXJlbnQgPSBoZG1pLT5kZXY7Cj4+ICsgICAg YWRhcC0+ZGV2Lm9mX25vZGUgPSBoZG1pLT5kZXYtPm9mX25vZGU7Cj4+ICsgICAgYWRhcC0+YWxn byA9ICZpbm5vX2hkbWlfYWxnb3JpdGhtOwo+PiArICAgIHN0cmxjcHkoYWRhcC0+bmFtZSwgIklu bm8gSERNSSIsIHNpemVvZihhZGFwLT5uYW1lKSk7Cj4+ICsgICAgaTJjX3NldF9hZGFwZGF0YShh ZGFwLCBoZG1pKTsKPj4gKwo+PiArICAgIHJldCA9IGkyY19hZGRfYWRhcHRlcihhZGFwKTsKPj4g KyAgICBpZiAocmV0KSB7Cj4+ICsgICAgICAgIGRldl93YXJuKGhkbWktPmRldiwgImNhbm5vdCBh ZGQgJXMgSTJDIGFkYXB0ZXJcbiIsIGFkYXAtPm5hbWUpOwo+PiArICAgICAgICBkZXZtX2tmcmVl KGhkbWktPmRldiwgaTJjKTsKPj4gKyAgICAgICAgcmV0dXJuIEVSUl9QVFIocmV0KTsKPj4gKyAg ICB9Cj4+ICsKPj4gKyAgICBoZG1pLT5pMmMgPSBpMmM7Cj4+ICsKPj4gKyAgICBkZXZfaW5mbyho ZG1pLT5kZXYsICJyZWdpc3RlcmVkICVzIEkyQyBidXMgZHJpdmVyXG4iLCBhZGFwLT5uYW1lKTsK Pj4gKwo+PiArICAgIHJldHVybiBhZGFwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgaW50IGlubm9f aGRtaV9iaW5kKHN0cnVjdCBkZXZpY2UgKmRldiwgc3RydWN0IGRldmljZSAqbWFzdGVyLAo+PiAr ICAgICAgICAgICAgICAgICB2b2lkICpkYXRhKQo+PiArewo+PiArICAgIHN0cnVjdCBwbGF0Zm9y bV9kZXZpY2UgKnBkZXYgPSB0b19wbGF0Zm9ybV9kZXZpY2UoZGV2KTsKPj4gKyAgICBzdHJ1Y3Qg ZHJtX2RldmljZSAqZHJtID0gZGF0YTsKPj4gKyAgICBzdHJ1Y3QgaW5ub19oZG1pICpoZG1pOwo+ PiArICAgIHN0cnVjdCByZXNvdXJjZSAqaW9yZXM7Cj4+ICsgICAgaW50IGlycTsKPj4gKyAgICBp bnQgcmV0Owo+PiArCj4+ICsgICAgaGRtaSA9IGRldm1fa3phbGxvYyhkZXYsIHNpemVvZigqaGRt aSksIEdGUF9LRVJORUwpOwo+PiArICAgIGlmICghaGRtaSkKPj4gKyAgICAgICAgcmV0dXJuIC1F Tk9NRU07Cj4+ICsKPj4gKyAgICBoZG1pLT5kZXYgPSBkZXY7Cj4+ICsgICAgaGRtaS0+ZHJtX2Rl diA9IGRybTsKPj4gKwo+PiArICAgIGlvcmVzID0gcGxhdGZvcm1fZ2V0X3Jlc291cmNlKHBkZXYs IElPUkVTT1VSQ0VfTUVNLCAwKTsKPj4gKyAgICBpZiAoIWlvcmVzKQo+PiArICAgICAgICByZXR1 cm4gLUVOWElPOwo+PiArCj4+ICsgICAgaGRtaS0+cmVncyA9IGRldm1faW9yZW1hcF9yZXNvdXJj ZShkZXYsIGlvcmVzKTsKPj4gKyAgICBpZiAoSVNfRVJSKGhkbWktPnJlZ3MpKQo+PiArICAgICAg ICByZXR1cm4gUFRSX0VSUihoZG1pLT5yZWdzKTsKPj4gKwo+PiArICAgIGhkbWktPnBjbGsgPSBk ZXZtX2Nsa19nZXQoaGRtaS0+ZGV2LCAicGNsayIpOwo+PiArICAgIGlmIChJU19FUlIoaGRtaS0+ cGNsaykpIHsKPj4gKyAgICAgICAgZGV2X2VycihoZG1pLT5kZXYsICJVbmFibGUgdG8gZ2V0IEhE TUkgcGNsayBjbGtcbiIpOwo+PiArICAgICAgICByZXR1cm4gUFRSX0VSUihoZG1pLT5wY2xrKTsK Pj4gKyAgICB9Cj4+ICsKPj4gKyAgICByZXQgPSBjbGtfcHJlcGFyZV9lbmFibGUoaGRtaS0+cGNs ayk7Cj4+ICsgICAgaWYgKHJldCkgewo+PiArICAgICAgICBkZXZfZXJyKGhkbWktPmRldiwgIkNh bm5vdCBlbmFibGUgSERNSSBwY2xrIGNsb2NrOiAlZFxuIiwgcmV0KTsKPj4gKyAgICAgICAgcmV0 dXJuIHJldDsKPj4gKyAgICB9Cj4+ICsKPj4gKyAgICBpcnEgPSBwbGF0Zm9ybV9nZXRfaXJxKHBk ZXYsIDApOwo+PiArICAgIGlmIChpcnEgPCAwKQo+PiArICAgICAgICByZXR1cm4gaXJxOwo+PiAr Cj4+ICsgICAgaW5ub19oZG1pX3Jlc2V0KGhkbWkpOwo+PiArCj4+ICsgICAgaGRtaS0+ZGRjID0g aW5ub19oZG1pX2kyY19hZGFwdGVyKGhkbWkpOwo+PiArICAgIGlmIChJU19FUlIoaGRtaS0+ZGRj KSkgewo+PiArICAgICAgICBoZG1pLT5kZGMgPSBOVUxMOwo+PiArICAgICAgICByZXR1cm4gUFRS X0VSUihoZG1pLT5kZGMpOwo+PiArICAgIH0KPj4gKwo+PiArICAgIC8qCj4+ICsgICAgICogV2hl biBJUCBjb250cm9sbGVyIGhhdmVuJ3QgY29uZmlndXJlZCB0byBhbiBhY2N1cmF0ZSB2aWRlbwo+ PiArICAgICAqIHRpbWluZywgdGhlbiB0aGUgVE1EUyBjbG9jayBzb3VyY2Ugd291bGQgYmUgc3dp dGNoZWQgdG8KPj4gKyAgICAgKiBQQ0xLX0hETUksIHNvIHdlIG5lZWQgdG8gaW5pdCB0aGUgVE1E UyByYXRlIHRvIFBDTEsgcmF0ZSwKPj4gKyAgICAgKiBhbmQgcmVjb25maWd1cmUgdGhlIEREQyBj bG9jay4KPj4gKyAgICAgKi8KPj4gKyAgICBoZG1pLT50bWRzX3JhdGUgPSBjbGtfZ2V0X3JhdGUo aGRtaS0+cGNsayk7Cj4+ICsgICAgaW5ub19oZG1pX2kyY19pbml0KGhkbWkpOwo+PiArCj4+ICsg ICAgcmV0ID0gaW5ub19oZG1pX3JlZ2lzdGVyKGRybSwgaGRtaSk7Cj4+ICsgICAgaWYgKHJldCkK Pj4gKyAgICAgICAgcmV0dXJuIHJldDsKPj4gKwo+PiArICAgIGRldl9zZXRfZHJ2ZGF0YShkZXYs IGhkbWkpOwo+PiArCj4+ICsgICAgLyogVW5tdXRlIGhvdHBsdWcgaW50ZXJydXB0ICovCj4+ICsg ICAgaGRtaV9tb2RiKGhkbWksIEhETUlfU1RBVFVTLCBtX01BU0tfSU5UX0hPVFBMVUcsIAo+PiB2 X01BU0tfSU5UX0hPVFBMVUcoMSkpOwo+PiArCj4+ICsgICAgcmV0ID0gZGV2bV9yZXF1ZXN0X3Ro cmVhZGVkX2lycShkZXYsIGlycSwgaW5ub19oZG1pX2hhcmRpcnEsCj4+ICsgICAgICAgICAgICAg ICAgICAgIGlubm9faGRtaV9pcnEsIElSUUZfU0hBUkVELAo+PiArICAgICAgICAgICAgICAgICAg ICBkZXZfbmFtZShkZXYpLCBoZG1pKTsKPj4gKwo+PiArICAgIHJldHVybiByZXQ7Cj4+ICt9Cj4+ ICsKPj4gK3N0YXRpYyB2b2lkIGlubm9faGRtaV91bmJpbmQoc3RydWN0IGRldmljZSAqZGV2LCBz dHJ1Y3QgZGV2aWNlICptYXN0ZXIsCj4+ICsgICAgICAgICAgICAgICAgIHZvaWQgKmRhdGEpCj4+ ICt7Cj4+ICsgICAgc3RydWN0IGlubm9faGRtaSAqaGRtaSA9IGRldl9nZXRfZHJ2ZGF0YShkZXYp Owo+PiArCj4+ICsgaGRtaS0+Y29ubmVjdG9yLmZ1bmNzLT5kZXN0cm95KCZoZG1pLT5jb25uZWN0 b3IpOwo+PiArICAgIGhkbWktPmVuY29kZXIuZnVuY3MtPmRlc3Ryb3koJmhkbWktPmVuY29kZXIp Owo+PiArCj4+ICsgICAgY2xrX2Rpc2FibGVfdW5wcmVwYXJlKGhkbWktPnBjbGspOwo+PiArICAg IGkyY19wdXRfYWRhcHRlcihoZG1pLT5kZGMpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgY29uc3Qg c3RydWN0IGNvbXBvbmVudF9vcHMgaW5ub19oZG1pX29wcyA9IHsKPj4gKyAgICAuYmluZCAgICA9 IGlubm9faGRtaV9iaW5kLAo+PiArICAgIC51bmJpbmQgICAgPSBpbm5vX2hkbWlfdW5iaW5kLAo+ PiArfTsKPj4gKwo+PiArc3RhdGljIGludCBpbm5vX2hkbWlfcHJvYmUoc3RydWN0IHBsYXRmb3Jt X2RldmljZSAqcGRldikKPj4gK3sKPj4gKyAgICByZXR1cm4gY29tcG9uZW50X2FkZCgmcGRldi0+ ZGV2LCAmaW5ub19oZG1pX29wcyk7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgaW5ub19oZG1p X3JlbW92ZShzdHJ1Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2KQo+PiArewo+PiArICAgIGNvbXBv bmVudF9kZWwoJnBkZXYtPmRldiwgJmlubm9faGRtaV9vcHMpOwo+PiArCj4+ICsgICAgcmV0dXJu IDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3Qgb2ZfZGV2aWNlX2lkIGlubm9f aGRtaV9kdF9pZHNbXSA9IHsKPj4gKyAgICB7IC5jb21wYXRpYmxlID0gInJvY2tjaGlwLHJrMzAz Ni1pbm5vLWhkbWkiLAo+PiArICAgIH0sCj4+ICsgICAge30sCj4+ICt9Owo+PiArTU9EVUxFX0RF VklDRV9UQUJMRShvZiwgaW5ub19oZG1pX2R0X2lkcyk7Cj4+ICsKPj4gK3N0YXRpYyBzdHJ1Y3Qg cGxhdGZvcm1fZHJpdmVyIGlubm9faGRtaV9kcml2ZXIgPSB7Cj4+ICsgICAgLnByb2JlICA9IGlu bm9faGRtaV9wcm9iZSwKPj4gKyAgICAucmVtb3ZlID0gaW5ub19oZG1pX3JlbW92ZSwKPj4gKyAg ICAuZHJpdmVyID0gewo+PiArICAgICAgICAubmFtZSA9ICJpbm5vaGRtaS1yb2NrY2hpcCIsCj4+ ICsgICAgICAgIC5vZl9tYXRjaF90YWJsZSA9IGlubm9faGRtaV9kdF9pZHMsCj4+ICsgICAgfSwK Pj4gK307Cj4+ICsKPj4gK21vZHVsZV9wbGF0Zm9ybV9kcml2ZXIoaW5ub19oZG1pX2RyaXZlcik7 Cj4+ICsKPj4gK01PRFVMRV9BVVRIT1IoIlpoZW5nIFlhbmcgPHpoZW5neWFuZ0Byb2NrLWNoaXBz LmNvbT4iKTsKPj4gK01PRFVMRV9BVVRIT1IoIllha2lyIFlhbmcgPHlra0Byb2NrLWNoaXBzLmNv bT4iKTsKPj4gK01PRFVMRV9ERVNDUklQVElPTigiUm9ja2NoaXAgU3BlY2lmaWMgSU5OTy1IRE1J IERyaXZlciIpOwo+PiArTU9EVUxFX0xJQ0VOU0UoIkdQTCIpOwo+PiArTU9EVUxFX0FMSUFTKCJw bGF0Zm9ybTppbm5vaGRtaS1yb2NrY2hpcCIpOwo+PiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUv ZHJtL3JvY2tjaGlwL2lubm9faGRtaS5oIAo+PiBiL2RyaXZlcnMvZ3B1L2RybS9yb2NrY2hpcC9p bm5vX2hkbWkuaAo+PiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+PiBpbmRleCAwMDAwMDAwLi40ZmYx N2FkCj4+IC0tLSAvZGV2L251bGwKPj4gKysrIGIvZHJpdmVycy9ncHUvZHJtL3JvY2tjaGlwL2lu bm9faGRtaS5oCj4+IEBAIC0wLDAgKzEsMzY0IEBACj4+ICsvKgo+PiArICogQ29weXJpZ2h0IChD KSBGdXpob3UgUm9ja2NoaXAgRWxlY3Ryb25pY3MgQ28uTHRkCj4+ICsgKiAgICBaaGVuZyBZYW5n IDx6aGVuZ3lhbmdAcm9jay1jaGlwcy5jb20+Cj4+ICsgKiAgICBZYWtpciBZYW5nIDx5a2tAcm9j ay1jaGlwcy5jb20+Cj4+ICsgKgo+PiArICogVGhpcyBzb2Z0d2FyZSBpcyBsaWNlbnNlZCB1bmRl ciB0aGUgdGVybXMgb2YgdGhlIEdOVSBHZW5lcmFsIFB1YmxpYwo+PiArICogTGljZW5zZSB2ZXJz aW9uIDIsIGFzIHB1Ymxpc2hlZCBieSB0aGUgRnJlZSBTb2Z0d2FyZSBGb3VuZGF0aW9uLCBhbmQK Pj4gKyAqIG1heSBiZSBjb3BpZWQsIGRpc3RyaWJ1dGVkLCBhbmQgbW9kaWZpZWQgdW5kZXIgdGhv c2UgdGVybXMuCj4+ICsgKgo+PiArICogVGhpcyBwcm9ncmFtIGlzIGRpc3RyaWJ1dGVkIGluIHRo ZSBob3BlIHRoYXQgaXQgd2lsbCBiZSB1c2VmdWwsCj4+ICsgKiBidXQgV0lUSE9VVCBBTlkgV0FS UkFOVFk7IHdpdGhvdXQgZXZlbiB0aGUgaW1wbGllZCB3YXJyYW50eSBvZgo+PiArICogTUVSQ0hB TlRBQklMSVRZIG9yIEZJVE5FU1MgRk9SIEEgUEFSVElDVUxBUiBQVVJQT1NFLiAgU2VlIHRoZQo+ PiArICogR05VIEdlbmVyYWwgUHVibGljIExpY2Vuc2UgZm9yIG1vcmUgZGV0YWlscy4KPj4gKyAq Lwo+PiArCj4+ICsjaWZuZGVmIF9fSU5OT19IRE1JX0hfXwo+PiArI2RlZmluZSBfX0lOTk9fSERN SV9IX18KPj4gKwo+PiArI2RlZmluZSBERENfU0VHTUVOVF9BRERSICAgICAgICAweDMwCj4+ICsK Pj4gK2VudW0gUFdSX01PREUgewo+PiArICAgIE5PUk1BTCwKPj4gKyAgICBMT1dFUl9QV1IsCj4+ ICt9Owo+PiArCj4+ICsjZGVmaW5lIEhETUlfU0NMX1JBVEUgICAgICAgICAgICAoMTAwKjEwMDAp Cj4+ICsjZGVmaW5lIEREQ19CVVNfRlJFUV9MICAgICAgICAgICAgMHg0Ygo+PiArI2RlZmluZSBE RENfQlVTX0ZSRVFfSCAgICAgICAgICAgIDB4NGMKPj4gKwo+PiArI2RlZmluZSBIRE1JX1NZU19D VFJMICAgICAgICAgICAgMHgwMAo+PiArI2RlZmluZSBtX1JTVF9BTkFMT0cgICAgICAgICAgICAo MSA8PCA2KQo+PiArI2RlZmluZSB2X1JTVF9BTkFMT0cgICAgICAgICAgICAoMCA8PCA2KQo+PiAr I2RlZmluZSB2X05PVF9SU1RfQU5BTE9HICAgICAgICAoMSA8PCA2KQo+PiArI2RlZmluZSBtX1JT VF9ESUdJVEFMICAgICAgICAgICAgKDEgPDwgNSkKPj4gKyNkZWZpbmUgdl9SU1RfRElHSVRBTCAg ICAgICAgICAgICgwIDw8IDUpCj4+ICsjZGVmaW5lIHZfTk9UX1JTVF9ESUdJVEFMICAgICAgICAo MSA8PCA1KQo+PiArI2RlZmluZSBtX1JFR19DTEtfSU5WICAgICAgICAgICAgKDEgPDwgNCkKPj4g KyNkZWZpbmUgdl9SRUdfQ0xLX05PVF9JTlYgICAgICAgICgwIDw8IDQpCj4+ICsjZGVmaW5lIHZf UkVHX0NMS19JTlYgICAgICAgICAgICAoMSA8PCA0KQo+PiArI2RlZmluZSBtX1ZDTEtfSU5WICAg ICAgICAgICAgKDEgPDwgMykKPj4gKyNkZWZpbmUgdl9WQ0xLX05PVF9JTlYgICAgICAgICAgICAo MCA8PCAzKQo+PiArI2RlZmluZSB2X1ZDTEtfSU5WICAgICAgICAgICAgKDEgPDwgMykKPj4gKyNk ZWZpbmUgbV9SRUdfQ0xLX1NPVVJDRSAgICAgICAgKDEgPDwgMikKPj4gKyNkZWZpbmUgdl9SRUdf Q0xLX1NPVVJDRV9UTURTICAgICAgICAoMCA8PCAyKQo+PiArI2RlZmluZSB2X1JFR19DTEtfU09V UkNFX1NZUyAgICAgICAgKDEgPDwgMikKPj4gKyNkZWZpbmUgbV9QT1dFUiAgICAgICAgICAgICAg ICAoMSA8PCAxKQo+PiArI2RlZmluZSB2X1BXUl9PTiAgICAgICAgICAgICgwIDw8IDEpCj4+ICsj ZGVmaW5lIHZfUFdSX09GRiAgICAgICAgICAgICgxIDw8IDEpCj4+ICsjZGVmaW5lIG1fSU5UX1BP TCAgICAgICAgICAgICgxIDw8IDApCj4+ICsjZGVmaW5lIHZfSU5UX1BPTF9ISUdIICAgICAgICAg ICAgMQo+PiArI2RlZmluZSB2X0lOVF9QT0xfTE9XICAgICAgICAgICAgMAo+PiArCj4+ICsjZGVm aW5lIEhETUlfVklERU9fQ09OVFJMMSAgICAgICAgMHgwMQo+PiArI2RlZmluZSBtX1ZJREVPX0lO UFVUX0ZPUk1BVCAgICAgICAgKDcgPDwgMSkKPj4gKyNkZWZpbmUgbV9ERV9TT1VSQ0UgICAgICAg ICAgICAoMSA8PCAwKQo+PiArI2RlZmluZSB2X1ZJREVPX0lOUFVUX0ZPUk1BVChuKSAgICAgICAg KG4gPDwgMSkKPj4gKyNkZWZpbmUgdl9ERV9FWFRFUk5BTCAgICAgICAgICAgIDEKPj4gKyNkZWZp bmUgdl9ERV9JTlRFUk5BTCAgICAgICAgICAgIDAKPj4gK2VudW0gewo+PiArICAgIFZJREVPX0lO UFVUX1NEUl9SR0I0NDQgPSAwLAo+PiArICAgIFZJREVPX0lOUFVUX0REUl9SR0I0NDQgPSA1LAo+ PiArICAgIFZJREVPX0lOUFVUX0REUl9ZQ0JDUjQyMiA9IDYKPj4gK307Cj4+ICsKPj4gKyNkZWZp bmUgSERNSV9WSURFT19DT05UUkwyICAgICAgICAweDAyCj4+ICsjZGVmaW5lIG1fVklERU9fT1VU UFVUX0NPTE9SICAgICAgICAoMyA8PCA2KQo+PiArI2RlZmluZSBtX1ZJREVPX0lOUFVUX0JJVFMg ICAgICAgICgzIDw8IDQpCj4+ICsjZGVmaW5lIG1fVklERU9fSU5QVVRfQ1NQICAgICAgICAoMSA8 PCAwKQo+PiArI2RlZmluZSB2X1ZJREVPX09VVFBVVF9DT0xPUihuKSAgICAgICAgKCgobikgJiAw eDMpIDw8IDYpCj4+ICsjZGVmaW5lIHZfVklERU9fSU5QVVRfQklUUyhuKSAgICAgICAgKG4gPDwg NCkKPj4gKyNkZWZpbmUgdl9WSURFT19JTlBVVF9DU1AobikgICAgICAgIChuIDw8IDApCj4+ICtl bnVtIHsKPj4gKyAgICBWSURFT19JTlBVVF8xMkJJVFMgPSAwLAo+PiArICAgIFZJREVPX0lOUFVU XzEwQklUUyA9IDEsCj4+ICsgICAgVklERU9fSU5QVVRfUkVWRVJUID0gMiwKPj4gKyAgICBWSURF T19JTlBVVF84QklUUyA9IDMsCj4+ICt9Owo+PiArCj4+ICsjZGVmaW5lIEhETUlfVklERU9fQ09O VFJMICAgICAgICAweDAzCj4+ICsjZGVmaW5lIG1fVklERU9fQVVUT19DU0MgICAgICAgICgxIDw8 IDcpCj4+ICsjZGVmaW5lIHZfVklERU9fQVVUT19DU0MobikgICAgICAgIChuIDw8IDcpCj4+ICsj ZGVmaW5lIG1fVklERU9fQzBfQzJfU1dBUCAgICAgICAgKDEgPDwgMCkKPj4gKyNkZWZpbmUgdl9W SURFT19DMF9DMl9TV0FQKG4pICAgICAgICAobiA8PCAwKQo+PiArZW51bSB7Cj4+ICsgICAgQzBf QzJfQ0hBTkdFX0VOQUJMRSA9IDAsCj4+ICsgICAgQzBfQzJfQ0hBTkdFX0RJU0FCTEUgPSAxLAo+ PiArICAgIEFVVE9fQ1NDX0RJU0FCTEUgPSAwLAo+PiArICAgIEFVVE9fQ1NDX0VOQUJMRSA9IDEs Cj4+ICt9Owo+PiArCj4+ICsjZGVmaW5lIEhETUlfVklERU9fQ09OVFJMMyAgICAgICAgMHgwNAo+ PiArI2RlZmluZSBtX0NPTE9SX0RFUFRIX05PVF9JTkRJQ0FURUQgICAgKDEgPDwgNCkKPj4gKyNk ZWZpbmUgbV9TT0YgICAgICAgICAgICAgICAgKDEgPDwgMykKPj4gKyNkZWZpbmUgbV9DT0xPUl9S QU5HRSAgICAgICAgICAgICgxIDw8IDIpCj4+ICsjZGVmaW5lIG1fQ1NDICAgICAgICAgICAgICAg ICgxIDw8IDApCj4+ICsjZGVmaW5lIHZfQ09MT1JfREVQVEhfTk9UX0lORElDQVRFRChuKSAgICAo KG4pIDw8IDQpCj4+ICsjZGVmaW5lIHZfU09GX0VOQUJMRSAgICAgICAgICAgICgwIDw8IDMpCj4+ ICsjZGVmaW5lIHZfU09GX0RJU0FCTEUgICAgICAgICAgICAoMSA8PCAzKQo+PiArI2RlZmluZSB2 X0NPTE9SX1JBTkdFX0ZVTEwgICAgICAgICgxIDw8IDIpCj4+ICsjZGVmaW5lIHZfQ09MT1JfUkFO R0VfTElNSVRFRCAgICAgICAgKDAgPDwgMikKPj4gKyNkZWZpbmUgdl9DU0NfRU5BQkxFICAgICAg ICAgICAgMQo+PiArI2RlZmluZSB2X0NTQ19ESVNBQkxFICAgICAgICAgICAgMAo+PiArCj4+ICsj ZGVmaW5lIEhETUlfQVZfTVVURSAgICAgICAgICAgIDB4MDUKPj4gKyNkZWZpbmUgbV9BVk1VVEVf Q0xFQVIgICAgICAgICAgICAoMSA8PCA3KQo+PiArI2RlZmluZSBtX0FWTVVURV9FTkFCTEUgICAg ICAgICAgICAoMSA8PCA2KQo+PiArI2RlZmluZSBtX0FVRElPX01VVEUgICAgICAgICAgICAoMSA8 PCAxKQo+PiArI2RlZmluZSBtX1ZJREVPX0JMQUNLICAgICAgICAgICAgKDEgPDwgMCkKPj4gKyNk ZWZpbmUgdl9BVk1VVEVfQ0xFQVIobikgICAgICAgIChuIDw8IDcpCj4+ICsjZGVmaW5lIHZfQVZN VVRFX0VOQUJMRShuKSAgICAgICAgKG4gPDwgNikKPj4gKyNkZWZpbmUgdl9BVURJT19NVVRFKG4p ICAgICAgICAgICAgKG4gPDwgMSkKPj4gKyNkZWZpbmUgdl9WSURFT19NVVRFKG4pICAgICAgICAg ICAgKG4gPDwgMCkKPj4gKwo+PiArI2RlZmluZSBIRE1JX1ZJREVPX1RJTUlOR19DVEwgICAgICAg IDB4MDgKPj4gKyNkZWZpbmUgdl9IU1lOQ19QT0xBUklUWShuKSAgICAgICAgKG4gPDwgMykKPj4g KyNkZWZpbmUgdl9WU1lOQ19QT0xBUklUWShuKSAgICAgICAgKG4gPDwgMikKPj4gKyNkZWZpbmUg dl9JTkVUTEFDRShuKSAgICAgICAgICAgIChuIDw8IDEpCj4+ICsjZGVmaW5lIHZfRVhURVJBTkxf VklERU8obikgICAgICAgIChuIDw8IDApCj4+ICsKPj4gKyNkZWZpbmUgSERNSV9WSURFT19FWFRf SFRPVEFMX0wgICAgICAgIDB4MDkKPj4gKyNkZWZpbmUgSERNSV9WSURFT19FWFRfSFRPVEFMX0gg ICAgICAgIDB4MGEKPj4gKyNkZWZpbmUgSERNSV9WSURFT19FWFRfSEJMQU5LX0wgICAgICAgIDB4 MGIKPj4gKyNkZWZpbmUgSERNSV9WSURFT19FWFRfSEJMQU5LX0ggICAgICAgIDB4MGMKPj4gKyNk ZWZpbmUgSERNSV9WSURFT19FWFRfSERFTEFZX0wgICAgICAgIDB4MGQKPj4gKyNkZWZpbmUgSERN SV9WSURFT19FWFRfSERFTEFZX0ggICAgICAgIDB4MGUKPj4gKyNkZWZpbmUgSERNSV9WSURFT19F WFRfSERVUkFUSU9OX0wgICAgMHgwZgo+PiArI2RlZmluZSBIRE1JX1ZJREVPX0VYVF9IRFVSQVRJ T05fSCAgICAweDEwCj4+ICsjZGVmaW5lIEhETUlfVklERU9fRVhUX1ZUT1RBTF9MICAgICAgICAw eDExCj4+ICsjZGVmaW5lIEhETUlfVklERU9fRVhUX1ZUT1RBTF9IICAgICAgICAweDEyCj4+ICsj ZGVmaW5lIEhETUlfVklERU9fRVhUX1ZCTEFOSyAgICAgICAgMHgxMwo+PiArI2RlZmluZSBIRE1J X1ZJREVPX0VYVF9WREVMQVkgICAgICAgIDB4MTQKPj4gKyNkZWZpbmUgSERNSV9WSURFT19FWFRf VkRVUkFUSU9OICAgIDB4MTUKPj4gKwo+PiArI2RlZmluZSBIRE1JX1ZJREVPX0NTQ19DT0VGICAg ICAgICAweDE4Cj4+ICsKPj4gKyNkZWZpbmUgSERNSV9BVURJT19DVFJMMSAgICAgICAgMHgzNQo+ PiArZW51bSB7Cj4+ICsgICAgQ1RTX1NPVVJDRV9JTlRFUk5BTCA9IDAsCj4+ICsgICAgQ1RTX1NP VVJDRV9FWFRFUk5BTCA9IDEsCj4+ICt9Owo+PiArI2RlZmluZSB2X0NUU19TT1VSQ0UobikgICAg ICAgICAgICAobiA8PCA3KQo+PiArCj4+ICtlbnVtIHsKPj4gKyAgICBET1dOU0FNUExFX0RJU0FC TEUgPSAwLAo+PiArICAgIERPV05TQU1QTEVfMV8yID0gMSwKPj4gKyAgICBET1dOU0FNUExFXzFf NCA9IDIsCj4+ICt9Owo+PiArI2RlZmluZSB2X0RPV05fU0FNUExFKG4pICAgICAgICAobiA8PCA1 KQo+PiArCj4+ICtlbnVtIHsKPj4gKyAgICBBVURJT19TT1VSQ0VfSUlTID0gMCwKPj4gKyAgICBB VURJT19TT1VSQ0VfU1BESUYgPSAxLAo+PiArfTsKPj4gKyNkZWZpbmUgdl9BVURJT19TT1VSQ0Uo bikgICAgICAgIChuIDw8IDMpCj4+ICsKPj4gKyNkZWZpbmUgdl9NQ0xLX0VOQUJMRShuKSAgICAg ICAgKG4gPDwgMikKPj4gK2VudW0gewo+PiArICAgIE1DTEtfMTI4RlMgPSAwLAo+PiArICAgIE1D TEtfMjU2RlMgPSAxLAo+PiArICAgIE1DTEtfMzg0RlMgPSAyLAo+PiArICAgIE1DTEtfNTEyRlMg PSAzLAo+PiArfTsKPj4gKyNkZWZpbmUgdl9NQ0xLX1JBVElPKG4pICAgICAgICAgICAgKG4pCj4+ ICsKPj4gKyNkZWZpbmUgQVVESU9fU0FNUExFX1JBVEUgICAgICAgIDB4MzcKPj4gK2VudW0gewo+ PiArICAgIEFVRElPXzMySyA9IDB4MywKPj4gKyAgICBBVURJT180NDFLID0gMHgwLAo+PiArICAg IEFVRElPXzQ4SyA9IDB4MiwKPj4gKyAgICBBVURJT184ODJLID0gMHg4LAo+PiArICAgIEFVRElP Xzk2SyA9IDB4YSwKPj4gKyAgICBBVURJT18xNzY0SyA9IDB4YywKPj4gKyAgICBBVURJT18xOTJL ID0gMHhlLAo+PiArfTsKPj4gKwo+PiArI2RlZmluZSBBVURJT19JMlNfTU9ERSAgICAgICAgICAg IDB4MzgKPj4gK2VudW0gewo+PiArICAgIEkyU19DSEFOTkVMXzFfMiA9IDEsCj4+ICsgICAgSTJT X0NIQU5ORUxfM180ID0gMywKPj4gKyAgICBJMlNfQ0hBTk5FTF81XzYgPSA3LAo+PiArICAgIEky U19DSEFOTkVMXzdfOCA9IDB4Zgo+PiArfTsKPj4gKyNkZWZpbmUgdl9JMlNfQ0hBTk5FTChuKSAg ICAgICAgKChuKSA8PCAyKQo+PiArZW51bSB7Cj4+ICsgICAgSTJTX1NUQU5EQVJEID0gMCwKPj4g KyAgICBJMlNfTEVGVF9KVVNUSUZJRUQgPSAxLAo+PiArICAgIEkyU19SSUdIVF9KVVNUSUZJRUQg PSAyLAo+PiArfTsKPj4gKyNkZWZpbmUgdl9JMlNfTU9ERShuKSAgICAgICAgICAgIChuKQo+PiAr Cj4+ICsjZGVmaW5lIEFVRElPX0kyU19NQVAgICAgICAgICAgICAweDM5Cj4+ICsjZGVmaW5lIEFV RElPX0kyU19TV0FQU19TUERJRiAgICAgICAgMHgzYQo+PiArI2RlZmluZSB2X1NQSURGX0ZSRVEo bikgICAgICAgICAgICAobikKPj4gKwo+PiArI2RlZmluZSBOXzMySyAgICAgICAgICAgICAgICAw eDEwMDAKPj4gKyNkZWZpbmUgTl80NDFLICAgICAgICAgICAgICAgIDB4MTg4MAo+PiArI2RlZmlu ZSBOXzg4MksgICAgICAgICAgICAgICAgMHgzMTAwCj4+ICsjZGVmaW5lIE5fMTc2NEsgICAgICAg ICAgICAgICAgMHg2MjAwCj4+ICsjZGVmaW5lIE5fNDhLICAgICAgICAgICAgICAgIDB4MTgwMAo+ PiArI2RlZmluZSBOXzk2SyAgICAgICAgICAgICAgICAweDMwMDAKPj4gKyNkZWZpbmUgTl8xOTJL ICAgICAgICAgICAgICAgIDB4NjAwMAo+PiArCj4+ICsjZGVmaW5lIEhETUlfQVVESU9fQ0hBTk5F TF9TVEFUVVMgICAgMHgzZQo+PiArI2RlZmluZSBtX0FVRElPX1NUQVRVU19OTFBDTSAgICAgICAg KDEgPDwgNykKPj4gKyNkZWZpbmUgbV9BVURJT19TVEFUVVNfVVNFICAgICAgICAoMSA8PCA2KQo+ PiArI2RlZmluZSBtX0FVRElPX1NUQVRVU19DT1BZUklHSFQgICAgKDEgPDwgNSkKPj4gKyNkZWZp bmUgbV9BVURJT19TVEFUVVNfQURESVRJT04gICAgICAgICgzIDw8IDIpCj4+ICsjZGVmaW5lIG1f QVVESU9fU1RBVFVTX0NMS19BQ0NVUkFDWSAgICAoMiA8PCAwKQo+PiArI2RlZmluZSB2X0FVRElP X1NUQVRVU19OTFBDTShuKSAgICAgICAgKChuICYgMSkgPDwgNykKPj4gKyNkZWZpbmUgQVVESU9f Tl9IICAgICAgICAgICAgMHgzZgo+PiArI2RlZmluZSBBVURJT19OX00gICAgICAgICAgICAweDQw Cj4+ICsjZGVmaW5lIEFVRElPX05fTCAgICAgICAgICAgIDB4NDEKPj4gKwo+PiArI2RlZmluZSBI RE1JX0FVRElPX0NUU19IICAgICAgICAweDQ1Cj4+ICsjZGVmaW5lIEhETUlfQVVESU9fQ1RTX00g ICAgICAgIDB4NDYKPj4gKyNkZWZpbmUgSERNSV9BVURJT19DVFNfTCAgICAgICAgMHg0Nwo+PiAr Cj4+ICsjZGVmaW5lIEhETUlfRERDX0NMS19MICAgICAgICAgICAgMHg0Ygo+PiArI2RlZmluZSBI RE1JX0REQ19DTEtfSCAgICAgICAgICAgIDB4NGMKPj4gKwo+PiArI2RlZmluZSBIRE1JX0VESURf U0VHTUVOVF9QT0lOVEVSICAgIDB4NGQKPj4gKyNkZWZpbmUgSERNSV9FRElEX1dPUkRfQUREUiAg ICAgICAgMHg0ZQo+PiArI2RlZmluZSBIRE1JX0VESURfRklGT19PRkZTRVQgICAgICAgIDB4NGYK Pj4gKyNkZWZpbmUgSERNSV9FRElEX0ZJRk9fQUREUiAgICAgICAgMHg1MAo+PiArCj4+ICsjZGVm aW5lIEhETUlfUEFDS0VUX1NFTkRfTUFOVUFMICAgICAgICAweDljCj4+ICsjZGVmaW5lIEhETUlf UEFDS0VUX1NFTkRfQVVUTyAgICAgICAgMHg5ZAo+PiArI2RlZmluZSBtX1BBQ0tFVF9HQ1BfRU4g ICAgICAgICAgICAoMSA8PCA3KQo+PiArI2RlZmluZSBtX1BBQ0tFVF9NU0lfRU4gICAgICAgICAg ICAoMSA8PCA2KQo+PiArI2RlZmluZSBtX1BBQ0tFVF9TRElfRU4gICAgICAgICAgICAoMSA8PCA1 KQo+PiArI2RlZmluZSBtX1BBQ0tFVF9WU0lfRU4gICAgICAgICAgICAoMSA8PCA0KQo+PiArI2Rl ZmluZSB2X1BBQ0tFVF9HQ1BfRU4obikgICAgICAgICgobiAmIDEpIDw8IDcpCj4+ICsjZGVmaW5l IHZfUEFDS0VUX01TSV9FTihuKSAgICAgICAgKChuICYgMSkgPDwgNikKPj4gKyNkZWZpbmUgdl9Q QUNLRVRfU0RJX0VOKG4pICAgICAgICAoKG4gJiAxKSA8PCA1KQo+PiArI2RlZmluZSB2X1BBQ0tF VF9WU0lfRU4obikgICAgICAgICgobiAmIDEpIDw8IDQpCj4+ICsKPj4gKyNkZWZpbmUgSERNSV9D T05UUk9MX1BBQ0tFVF9CVUZfSU5ERVggICAgMHg5Zgo+PiArZW51bSB7Cj4+ICsgICAgSU5GT0ZS QU1FX1ZTSSA9IDB4MDUsCj4+ICsgICAgSU5GT0ZSQU1FX0FWSSA9IDB4MDYsCj4+ICsgICAgSU5G T0ZSQU1FX0FBSSA9IDB4MDgsCj4+ICt9Owo+PiArCj4+ICsjZGVmaW5lIEhETUlfQ09OVFJPTF9Q QUNLRVRfQUREUiAgICAweGEwCj4+ICsjZGVmaW5lIEhETUlfU0laRV9WU0lfSU5GT0ZSQU1FICAg ICAgICAweDBBCj4+ICsjZGVmaW5lIEhETUlfU0laRV9BVklfSU5GT0ZSQU1FICAgICAgICAweDEx Cj4+ICsjZGVmaW5lIEhETUlfU0laRV9BVURJT19JTkZPRlJBTUUgICAgMHgwRgo+PiArZW51bSB7 Cj4+ICsgICAgQVZJX0NPTE9SX01PREVfUkdCID0gMCwKPj4gKyAgICBBVklfQ09MT1JfTU9ERV9Z Q0JDUjQyMiA9IDEsCj4+ICsgICAgQVZJX0NPTE9SX01PREVfWUNCQ1I0NDQgPSAyLAo+PiArICAg IEFWSV9DT0xPUklNRVRSWV9OT19EQVRBID0gMCwKPj4gKwo+PiArICAgIEFWSV9DT0xPUklNRVRS WV9TTVBURV8xNzBNID0gMSwKPj4gKyAgICBBVklfQ09MT1JJTUVUUllfSVRVNzA5ID0gMiwKPj4g KyAgICBBVklfQ09MT1JJTUVUUllfRVhURU5ERUQgPSAzLAo+PiArCj4+ICsgICAgQVZJX0NPREVE X0ZSQU1FX0FTUEVDVF9OT19EQVRBID0gMCwKPj4gKyAgICBBVklfQ09ERURfRlJBTUVfQVNQRUNU XzRfMyA9IDEsCj4+ICsgICAgQVZJX0NPREVEX0ZSQU1FX0FTUEVDVF8xNl85ID0gMiwKPj4gKwo+ PiArICAgIEFDVElWRV9BU1BFQ1RfUkFURV9TQU1FX0FTX0NPREVEX0ZSQU1FID0gMHgwOCwKPj4g KyAgICBBQ1RJVkVfQVNQRUNUX1JBVEVfNF8zID0gMHgwOSwKPj4gKyAgICBBQ1RJVkVfQVNQRUNU X1JBVEVfMTZfOSA9IDB4MEEsCj4+ICsgICAgQUNUSVZFX0FTUEVDVF9SQVRFXzE0XzkgPSAweDBC LAo+PiArfTsKPj4gKwo+PiArI2RlZmluZSBIRE1JX0hEQ1BfQ1RSTCAgICAgICAgICAgIDB4NTIK Pj4gKyNkZWZpbmUgbV9IRE1JX0RWSSAgICAgICAgICAgICgxIDw8IDEpCj4+ICsjZGVmaW5lIHZf SERNSV9EVkkobikgICAgICAgICAgICAobiA8PCAxKQo+PiArCj4+ICsjZGVmaW5lIEhETUlfSU5U RVJSVVBUX01BU0sxICAgICAgICAweGMwCj4+ICsjZGVmaW5lIEhETUlfSU5URVJSVVBUX1NUQVRV UzEgICAgICAgIDB4YzEKPj4gKyNkZWZpbmUgICAgbV9JTlRfQUNUSVZFX1ZTWU5DICAgICAgICAo MSA8PCA1KQo+PiArI2RlZmluZSBtX0lOVF9FRElEX1JFQURZICAgICAgICAoMSA8PCAyKQo+PiAr Cj4+ICsjZGVmaW5lIEhETUlfSU5URVJSVVBUX01BU0syICAgICAgICAweGMyCj4+ICsjZGVmaW5l IEhETUlfSU5URVJSVVBUX1NUQVRVUzIgICAgICAgIDB4YzMKPj4gKyNkZWZpbmUgbV9JTlRfSERD UF9FUlIgICAgICAgICAgICAoMSA8PCA3KQo+PiArI2RlZmluZSBtX0lOVF9CS1NWX0ZMQUcgICAg ICAgICAgICAoMSA8PCA2KQo+PiArI2RlZmluZSBtX0lOVF9IRENQX09LICAgICAgICAgICAgKDEg PDwgNCkKPj4gKwo+PiArI2RlZmluZSBIRE1JX1NUQVRVUyAgICAgICAgICAgIDB4YzgKPj4gKyNk ZWZpbmUgbV9IT1RQTFVHICAgICAgICAgICAgKDEgPDwgNykKPj4gKyNkZWZpbmUgbV9NQVNLX0lO VF9IT1RQTFVHICAgICAgICAoMSA8PCA1KQo+PiArI2RlZmluZSBtX0lOVF9IT1RQTFVHICAgICAg ICAgICAgKDEgPDwgMSkKPj4gKyNkZWZpbmUgdl9NQVNLX0lOVF9IT1RQTFVHKG4pICAgICAgICAo KG4gJiAweDEpIDw8IDUpCj4+ICsKPj4gKyNkZWZpbmUgSERNSV9DT0xPUkJBUiAgICAgICAgICAg ICAgICAgICAweGM5Cj4+ICsKPj4gKyNkZWZpbmUgSERNSV9QSFlfU1lOQyAgICAgICAgICAgIDB4 Y2UKPj4gKyNkZWZpbmUgSERNSV9QSFlfU1lTX0NUTCAgICAgICAgMHhlMAo+PiArI2RlZmluZSBt X1RNRFNfQ0xLX1NPVVJDRSAgICAgICAgKDEgPDwgNSkKPj4gKyNkZWZpbmUgdl9UTURTX0ZST01f UExMICAgICAgICAgICAgKDAgPDwgNSkKPj4gKyNkZWZpbmUgdl9UTURTX0ZST01fR0VOICAgICAg ICAgICAgKDEgPDwgNSkKPj4gKyNkZWZpbmUgbV9QSEFTRV9DTEsgICAgICAgICAgICAoMSA8PCA0 KQo+PiArI2RlZmluZSB2X0RFRkFVTFRfUEhBU0UgICAgICAgICAgICAoMCA8PCA0KQo+PiArI2Rl ZmluZSB2X1NZTkNfUEhBU0UgICAgICAgICAgICAoMSA8PCA0KQo+PiArI2RlZmluZSBtX1RNRFNf Q1VSUkVOVF9QV1IgICAgICAgICgxIDw8IDMpCj4+ICsjZGVmaW5lIHZfVFVSTl9PTl9DVVJSRU5U ICAgICAgICAoMCA8PCAzKQo+PiArI2RlZmluZSB2X0NBVF9PRkZfQ1VSUkVOVCAgICAgICAgKDEg PDwgMykKPj4gKyNkZWZpbmUgbV9CQU5ER0FQX1BXUiAgICAgICAgICAgICgxIDw8IDIpCj4+ICsj ZGVmaW5lIHZfQkFOREdBUF9QV1JfVVAgICAgICAgICgwIDw8IDIpCj4+ICsjZGVmaW5lIHZfQkFO REdBUF9QV1JfRE9XTiAgICAgICAgKDEgPDwgMikKPj4gKyNkZWZpbmUgbV9QTExfUFdSICAgICAg ICAgICAgKDEgPDwgMSkKPj4gKyNkZWZpbmUgdl9QTExfUFdSX1VQICAgICAgICAgICAgKDAgPDwg MSkKPj4gKyNkZWZpbmUgdl9QTExfUFdSX0RPV04gICAgICAgICAgICAoMSA8PCAxKQo+PiArI2Rl ZmluZSBtX1RNRFNfQ0hHX1BXUiAgICAgICAgICAgICgxIDw8IDApCj4+ICsjZGVmaW5lIHZfVE1E U19DSEdfUFdSX1VQICAgICAgICAoMCA8PCAwKQo+PiArI2RlZmluZSB2X1RNRFNfQ0hHX1BXUl9E T1dOICAgICAgICAoMSA8PCAwKQo+PiArCj4+ICsjZGVmaW5lIEhETUlfUEhZX0NIR19QV1IgICAg ICAgIDB4ZTEKPj4gKyNkZWZpbmUgdl9DTEtfQ0hHX1BXUihuKSAgICAgICAgKChuICYgMSkgPDwg MykKPj4gKyNkZWZpbmUgdl9EQVRBX0NIR19QV1IobikgICAgICAgICgobiAmIDcpIDw8IDApCj4+ ICsKPj4gKyNkZWZpbmUgSERNSV9QSFlfRFJJVkVSICAgICAgICAgICAgMHhlMgo+PiArI2RlZmlu ZSB2X0NMS19NQUlOX0RSSVZFUihuKSAgICAgICAgKG4gPDwgNCkKPj4gKyNkZWZpbmUgdl9EQVRB X01BSU5fRFJJVkVSKG4pICAgICAgICAobiA8PCAwKQo+PiArCj4+ICsjZGVmaW5lIEhETUlfUEhZ X1BSRV9FTVBIQVNJUyAgICAgICAgMHhlMwo+PiArI2RlZmluZSB2X1BSRV9FTVBIQVNJUyhuKSAg ICAgICAgKChuICYgNykgPDwgNCkKPj4gKyNkZWZpbmUgdl9DTEtfUFJFX0RSSVZFUihuKSAgICAg ICAgKChuICYgMykgPDwgMikKPj4gKyNkZWZpbmUgdl9EQVRBX1BSRV9EUklWRVIobikgICAgICAg ICgobiAmIDMpIDw8IDApCj4+ICsKPj4gKyNkZWZpbmUgSERNSV9QSFlfRkVFREJBQ0tfRElWX1JB VElPX0xPVyAgICAgICAgMHhlNwo+PiArI2RlZmluZSB2X0ZFRURCQUNLX0RJVl9MT1cobikgICAg ICAgICAgICAobiAmIDB4ZmYpCj4+ICsjZGVmaW5lIEhETUlfUEhZX0ZFRURCQUNLX0RJVl9SQVRJ T19ISUdIICAgIDB4ZTgKPj4gKyNkZWZpbmUgdl9GRUVEQkFDS19ESVZfSElHSChuKSAgICAgICAg ICAgIChuICYgMSkKPj4gKwo+PiArI2RlZmluZSBIRE1JX1BIWV9QUkVfRElWX1JBVElPICAgICAg ICAweGVkCj4+ICsjZGVmaW5lIHZfUFJFX0RJVl9SQVRJTyhuKSAgICAgICAgKG4gJiAweDFmKQo+ PiArCj4+ICsjZGVmaW5lIEhETUlfQ0VDX0NUUkwgICAgICAgICAgICAweGQwCj4+ICsjZGVmaW5l IG1fQURKVVNUX0ZPUl9ISVNFTlNFICAgICAgICAoMSA8PCA2KQo+PiArI2RlZmluZSBtX1JFSkVD VF9SWF9CUk9BRENBU1QgICAgICAgICgxIDw8IDUpCj4+ICsjZGVmaW5lIG1fQlVTRlJFRVRJTUVf RU5BQkxFICAgICAgICAoMSA8PCAyKQo+PiArI2RlZmluZSBtX1JFSkVDVF9SWCAgICAgICAgICAg ICgxIDw8IDEpCj4+ICsjZGVmaW5lIG1fU1RBUlRfVFggICAgICAgICAgICAoMSA8PCAwKQo+PiAr Cj4+ICsjZGVmaW5lIEhETUlfQ0VDX0RBVEEgICAgICAgICAgICAweGQxCj4+ICsjZGVmaW5lIEhE TUlfQ0VDX1RYX09GRlNFVCAgICAgICAgMHhkMgo+PiArI2RlZmluZSBIRE1JX0NFQ19SWF9PRkZT RVQgICAgICAgIDB4ZDMKPj4gKyNkZWZpbmUgSERNSV9DRUNfQ0xLX0ggICAgICAgICAgICAweGQ0 Cj4+ICsjZGVmaW5lIEhETUlfQ0VDX0NMS19MICAgICAgICAgICAgMHhkNQo+PiArI2RlZmluZSBI RE1JX0NFQ19UWF9MRU5HVEggICAgICAgIDB4ZDYKPj4gKyNkZWZpbmUgSERNSV9DRUNfUlhfTEVO R1RIICAgICAgICAweGQ3Cj4+ICsjZGVmaW5lIEhETUlfQ0VDX1RYX0lOVF9NQVNLICAgICAgICAw eGQ4Cj4+ICsjZGVmaW5lIG1fVFhfRE9ORSAgICAgICAgICAgICgxIDw8IDMpCj4+ICsjZGVmaW5l IG1fVFhfTk9BQ0sgICAgICAgICAgICAoMSA8PCAyKQo+PiArI2RlZmluZSBtX1RYX0JST0FEQ0FT VF9SRUogICAgICAgICgxIDw8IDEpCj4+ICsjZGVmaW5lIG1fVFhfQlVTTk9URlJFRSAgICAgICAg ICAgICgxIDw8IDApCj4+ICsKPj4gKyNkZWZpbmUgSERNSV9DRUNfUlhfSU5UX01BU0sgICAgICAg IDB4ZDkKPj4gKyNkZWZpbmUgbV9SWF9MQV9FUlIgICAgICAgICAgICAoMSA8PCA0KQo+PiArI2Rl ZmluZSBtX1JYX0dMSVRDSCAgICAgICAgICAgICgxIDw8IDMpCj4+ICsjZGVmaW5lIG1fUlhfRE9O RSAgICAgICAgICAgICgxIDw8IDApCj4+ICsKPj4gKyNkZWZpbmUgSERNSV9DRUNfVFhfSU5UICAg ICAgICAgICAgMHhkYQo+PiArI2RlZmluZSBIRE1JX0NFQ19SWF9JTlQgICAgICAgICAgICAweGRi Cj4+ICsjZGVmaW5lIEhETUlfQ0VDX0JVU0ZSRUVUSU1FX0wgICAgICAgIDB4ZGMKPj4gKyNkZWZp bmUgSERNSV9DRUNfQlVTRlJFRVRJTUVfSCAgICAgICAgMHhkZAo+PiArI2RlZmluZSBIRE1JX0NF Q19MT0dJQ0FERFIgICAgICAgIDB4ZGUKPj4gKwo+PiArI2VuZGlmIC8qIF9fSU5OT19IRE1JX0hf XyAqLwo+Cj4KCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f XwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcK aHR0cDovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2RyaS1kZXZlbAo= From mboxrd@z Thu Jan 1 00:00:00 1970 From: ykk@rock-chips.com (Yakir Yang) Date: Mon, 18 Jan 2016 18:43:23 +0800 Subject: [PATCH v3 1/2] drm: rockchip/hdmi: add Innosilicon HDMI support In-Reply-To: <569C3E36.10103@rock-chips.com> References: <1452850598-30859-1-git-send-email-ykk@rock-chips.com> <1452850690-31760-1-git-send-email-ykk@rock-chips.com> <569C3E36.10103@rock-chips.com> Message-ID: <569CC1CB.4090205@rock-chips.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Hi Mark, On 01/18/2016 09:21 AM, Mark yao wrote: > Hi Yakir > > I'd like you can change your patch title into "drm/rockchip/hdmi", so > when I search patches use "drm/rockchip" can find your patch. > Okay > and I have some advices mail inline. > > Thanks:-) > > On 2016?01?15? 17:38, Yakir Yang wrote: >> The Innosilicon HDMI is a low power HDMI 1.4 transmitter >> IP, and it have been integrated on some rockchip CPUs >> (like RK3036, RK312x). >> >> Signed-off-by: Yakir Yang >> --- >> Changes in v3: >> - Use encoder enable/disable function, and remove the encoder DPMS >> function >> - Keep HDMI PLL power on in standby mode >> >> Changes in v2: >> - Using DRM atomic helper functions for connector init (Mark) >> - Remove "hdmi->connector.encoder = encoder;" (Mark) >> >> drivers/gpu/drm/rockchip/Kconfig | 8 + >> drivers/gpu/drm/rockchip/Makefile | 1 + >> drivers/gpu/drm/rockchip/inno_hdmi.c | 999 >> +++++++++++++++++++++++++++++++++++ >> drivers/gpu/drm/rockchip/inno_hdmi.h | 364 +++++++++++++ >> 4 files changed, 1372 insertions(+) >> create mode 100644 drivers/gpu/drm/rockchip/inno_hdmi.c >> create mode 100644 drivers/gpu/drm/rockchip/inno_hdmi.h >> >> diff --git a/drivers/gpu/drm/rockchip/Kconfig >> b/drivers/gpu/drm/rockchip/Kconfig >> index 35215f6..a5014e0 100644 >> --- a/drivers/gpu/drm/rockchip/Kconfig >> +++ b/drivers/gpu/drm/rockchip/Kconfig >> @@ -25,3 +25,11 @@ config ROCKCHIP_DW_HDMI >> for the Synopsys DesignWare HDMI driver. If you want to >> enable HDMI on RK3288 based SoC, you should selet this >> option. >> + >> +config ROCKCHIP_INNO_HDMI >> + tristate "Rockchip specific extensions for Innosilicon HDMI" >> + depends on DRM_ROCKCHIP >> + help >> + This selects support for Rockchip SoC specific extensions >> + for the Innosilicon HDMI driver. If you want to enable >> + HDMI on RK3036 based SoC, you should selet this option. >> diff --git a/drivers/gpu/drm/rockchip/Makefile >> b/drivers/gpu/drm/rockchip/Makefile >> index a9d380f..da2bf76 100644 >> --- a/drivers/gpu/drm/rockchip/Makefile >> +++ b/drivers/gpu/drm/rockchip/Makefile >> @@ -6,6 +6,7 @@ rockchipdrm-y := rockchip_drm_drv.o rockchip_drm_fb.o >> rockchip_drm_fbdev.o \ >> rockchip_drm_gem.o >> obj-$(CONFIG_ROCKCHIP_DW_HDMI) += dw_hdmi-rockchip.o >> +obj-$(CONFIG_ROCKCHIP_INNO_HDMI) += inno_hdmi.o >> obj-$(CONFIG_DRM_ROCKCHIP) += rockchipdrm.o rockchip_drm_vop.o \ >> rockchip_vop_reg.o >> diff --git a/drivers/gpu/drm/rockchip/inno_hdmi.c >> b/drivers/gpu/drm/rockchip/inno_hdmi.c >> new file mode 100644 >> index 0000000..dc98179 >> --- /dev/null >> +++ b/drivers/gpu/drm/rockchip/inno_hdmi.c >> @@ -0,0 +1,999 @@ >> +/* >> + * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd >> + * Zheng Yang >> + * Yakir Yang >> + * >> + * This software is licensed under the terms of the GNU General Public >> + * License version 2, as published by the Free Software Foundation, and >> + * may be copied, distributed, and modified under those terms. >> + * >> + * This program is distributed in the hope that it will be useful, >> + * but WITHOUT ANY WARRANTY; without even the implied warranty of >> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the >> + * GNU General Public License for more details. >> + */ >> + >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> + >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> + >> +#include "rockchip_drm_drv.h" >> +#include "rockchip_drm_vop.h" >> + >> +#include "inno_hdmi.h" >> + >> +#define to_inno_hdmi(x) container_of(x, struct inno_hdmi, x) >> + >> +struct hdmi_data_info { >> + int vic; >> + bool sink_is_hdmi; >> + bool sink_has_audio; >> + unsigned int enc_in_format; >> + unsigned int enc_out_format; >> + unsigned int colorimetry; >> +}; >> + >> +struct inno_hdmi_i2c { >> + struct i2c_adapter adap; >> + >> + u8 ddc_addr; >> + u8 segment_addr; >> + >> + struct mutex lock; >> + struct completion cmp; >> +}; >> + >> +struct inno_hdmi { >> + struct device *dev; >> + struct drm_device *drm_dev; >> + >> + int irq; >> + struct clk *pclk; >> + void __iomem *regs; >> + >> + struct drm_connector connector; >> + struct drm_encoder encoder; >> + >> + struct inno_hdmi_i2c *i2c; >> + struct i2c_adapter *ddc; >> + >> + unsigned int tmds_rate; >> + >> + struct hdmi_data_info hdmi_data; >> + struct drm_display_mode previous_mode; >> +}; >> + >> +enum { >> + CSC_ITU601_16_235_TO_RGB_0_255_8BIT, >> + CSC_ITU601_0_255_TO_RGB_0_255_8BIT, >> + CSC_ITU709_16_235_TO_RGB_0_255_8BIT, >> + CSC_RGB_0_255_TO_ITU601_16_235_8BIT, >> + CSC_RGB_0_255_TO_ITU709_16_235_8BIT, >> + CSC_RGB_0_255_TO_RGB_16_235_8BIT, >> +}; >> + >> +static const char coeff_csc[][24] = { >> + /* >> + * YUV2RGB:601 SD mode(Y[16:235], UV[16:240], RGB[0:255]): >> + * R = 1.164*Y + 1.596*V - 204 >> + * G = 1.164*Y - 0.391*U - 0.813*V + 154 >> + * B = 1.164*Y + 2.018*U - 258 >> + */ >> + { >> + 0x04, 0xa7, 0x00, 0x00, 0x06, 0x62, 0x02, 0xcc, >> + 0x04, 0xa7, 0x11, 0x90, 0x13, 0x40, 0x00, 0x9a, >> + 0x04, 0xa7, 0x08, 0x12, 0x00, 0x00, 0x03, 0x02 >> + }, >> + /* >> + * YUV2RGB:601 SD mode(YUV[0:255],RGB[0:255]): >> + * R = Y + 1.402*V - 248 >> + * G = Y - 0.344*U - 0.714*V + 135 >> + * B = Y + 1.772*U - 227 >> + */ >> + { >> + 0x04, 0x00, 0x00, 0x00, 0x05, 0x9b, 0x02, 0xf8, >> + 0x04, 0x00, 0x11, 0x60, 0x12, 0xdb, 0x00, 0x87, >> + 0x04, 0x00, 0x07, 0x16, 0x00, 0x00, 0x02, 0xe3 >> + }, >> + /* >> + * YUV2RGB:709 HD mode(Y[16:235],UV[16:240],RGB[0:255]): >> + * R = 1.164*Y + 1.793*V - 248 >> + * G = 1.164*Y - 0.213*U - 0.534*V + 77 >> + * B = 1.164*Y + 2.115*U - 289 >> + */ >> + { >> + 0x04, 0xa7, 0x00, 0x00, 0x07, 0x2c, 0x02, 0xf8, >> + 0x04, 0xa7, 0x10, 0xda, 0x12, 0x22, 0x00, 0x4d, >> + 0x04, 0xa7, 0x08, 0x74, 0x00, 0x00, 0x03, 0x21 >> + }, >> + >> + /* >> + * RGB2YUV:601 SD mode: >> + * Cb = -0.291G - 0.148R + 0.439B + 128 >> + * Y = 0.504G + 0.257R + 0.098B + 16 >> + * Cr = -0.368G + 0.439R - 0.071B + 128 >> + */ >> + { >> + 0x11, 0x5f, 0x01, 0x82, 0x10, 0x23, 0x00, 0x80, >> + 0x02, 0x1c, 0x00, 0xa1, 0x00, 0x36, 0x00, 0x1e, >> + 0x11, 0x29, 0x10, 0x59, 0x01, 0x82, 0x00, 0x80 >> + }, >> + /* >> + * RGB2YUV:709 HD mode: >> + * Cb = - 0.338G - 0.101R + 0.439B + 128 >> + * Y = 0.614G + 0.183R + 0.062B + 16 >> + * Cr = - 0.399G + 0.439R - 0.040B + 128 >> + */ >> + { >> + 0x11, 0x98, 0x01, 0xc1, 0x10, 0x28, 0x00, 0x80, >> + 0x02, 0x74, 0x00, 0xbb, 0x00, 0x3f, 0x00, 0x10, >> + 0x11, 0x5a, 0x10, 0x67, 0x01, 0xc1, 0x00, 0x80 >> + }, >> + /* >> + * RGB[0:255]2RGB[16:235]: >> + * R' = R x (235-16)/255 + 16; >> + * G' = G x (235-16)/255 + 16; >> + * B' = B x (235-16)/255 + 16; >> + */ >> + { >> + 0x00, 0x00, 0x03, 0x6F, 0x00, 0x00, 0x00, 0x10, >> + 0x03, 0x6F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, >> + 0x00, 0x00, 0x00, 0x00, 0x03, 0x6F, 0x00, 0x10 >> + }, >> +}; >> + >> +static inline u8 hdmi_readb(struct inno_hdmi *hdmi, u16 offset) >> +{ >> + return readl_relaxed(hdmi->regs + (offset) * 0x04); >> +} >> + >> +static inline void hdmi_writeb(struct inno_hdmi *hdmi, u16 offset, >> u32 val) >> +{ >> + writel_relaxed(val, hdmi->regs + (offset) * 0x04); >> +} >> + >> +static inline void hdmi_modb(struct inno_hdmi *hdmi, u16 offset, >> + u32 msk, u32 val) >> +{ >> + u8 temp = hdmi_readb(hdmi, offset) & ~msk; >> + >> + temp |= val & msk; >> + hdmi_writeb(hdmi, offset, temp); >> +} >> + >> +static void inno_hdmi_i2c_init(struct inno_hdmi *hdmi) >> +{ >> + int ddc_bus_freq; >> + >> + ddc_bus_freq = (hdmi->tmds_rate >> 2) / HDMI_SCL_RATE; >> + >> + hdmi_writeb(hdmi, DDC_BUS_FREQ_L, ddc_bus_freq & 0xFF); >> + hdmi_writeb(hdmi, DDC_BUS_FREQ_H, (ddc_bus_freq >> 8) & 0xFF); >> + >> + /* Clear the EDID interrupt flag and mute the interrupt */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_MASK1, 0); >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_STATUS1, m_INT_EDID_READY); >> +} >> + >> +static void inno_hdmi_sys_power(struct inno_hdmi *hdmi, bool enable) >> +{ >> + if (enable) >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_POWER, v_PWR_ON); >> + else >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_POWER, v_PWR_OFF); >> +} >> + >> +static void inno_hdmi_set_pwr_mode(struct inno_hdmi *hdmi, int mode) >> +{ >> + switch (mode) { >> + case NORMAL: >> + inno_hdmi_sys_power(hdmi, false); >> + >> + hdmi_writeb(hdmi, HDMI_PHY_PRE_EMPHASIS, 0x6f); >> + hdmi_writeb(hdmi, HDMI_PHY_DRIVER, 0xbb); >> + >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x15); >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x14); >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x10); >> + hdmi_writeb(hdmi, HDMI_PHY_CHG_PWR, 0x0f); >> + hdmi_writeb(hdmi, HDMI_PHY_SYNC, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_SYNC, 0x01); >> + >> + inno_hdmi_sys_power(hdmi, true); >> + break; >> + >> + case LOWER_PWR: >> + inno_hdmi_sys_power(hdmi, false); >> + hdmi_writeb(hdmi, HDMI_PHY_DRIVER, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_PRE_EMPHASIS, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_CHG_PWR, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x15); >> + >> + break; >> + >> + default: >> + dev_err(hdmi->dev, "Unknown power mode %d\n", mode); >> + } >> +} >> + >> +static void inno_hdmi_reset(struct inno_hdmi *hdmi) >> +{ >> + u32 val; >> + u32 msk; >> + >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_RST_DIGITAL, v_NOT_RST_DIGITAL); >> + udelay(100); >> + >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_RST_ANALOG, v_NOT_RST_ANALOG); >> + udelay(100); >> + >> + msk = m_REG_CLK_INV | m_REG_CLK_SOURCE | m_POWER | m_INT_POL; >> + val = v_REG_CLK_INV | v_REG_CLK_SOURCE_SYS | v_PWR_ON | >> v_INT_POL_HIGH; >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, msk, val); >> + >> + inno_hdmi_set_pwr_mode(hdmi, NORMAL); >> +} >> + >> +static int inno_hdmi_config_video_avi(struct inno_hdmi *hdmi) >> +{ >> + char info[HDMI_SIZE_AVI_INFOFRAME] = {0}; >> + int avi_color_mode; >> + int i; >> + >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_BUF_INDEX, INFOFRAME_AVI); >> + >> + info[0] = 0x82; >> + info[1] = 0x02; >> + info[2] = 0x0D; >> + info[3] = info[0] + info[1] + info[2]; >> + >> + if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_RGB) >> + avi_color_mode = AVI_COLOR_MODE_RGB; >> + else if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV444) >> + avi_color_mode = AVI_COLOR_MODE_YCBCR444; >> + else if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV422) >> + avi_color_mode = AVI_COLOR_MODE_YCBCR422; >> + else >> + avi_color_mode = AVI_COLOR_MODE_RGB; >> + >> + info[4] = (avi_color_mode << 5); >> + info[5] = (AVI_COLORIMETRY_NO_DATA << 6) | >> + (AVI_CODED_FRAME_ASPECT_NO_DATA << 4) | >> + ACTIVE_ASPECT_RATE_SAME_AS_CODED_FRAME; >> + >> + info[6] = 0; >> + info[7] = hdmi->hdmi_data.vic; >> + >> + if (hdmi->hdmi_data.vic == 6 || hdmi->hdmi_data.vic == 7 || >> + hdmi->hdmi_data.vic == 21 || hdmi->hdmi_data.vic == 22) >> + info[8] = 1; >> + else >> + info[8] = 0; >> + >> + /* Calculate avi info frame checKsum */ >> + for (i = 4; i < HDMI_SIZE_AVI_INFOFRAME; i++) >> + info[3] += info[i]; >> + info[3] = 0x100 - info[3]; >> + >> + for (i = 0; i < HDMI_SIZE_AVI_INFOFRAME; i++) >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_ADDR + i, info[i]); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_config_video_vsi(struct inno_hdmi *hdmi) >> +{ >> + char info[HDMI_SIZE_VSI_INFOFRAME] = {0}; >> + int i; >> + >> + hdmi_modb(hdmi, HDMI_PACKET_SEND_AUTO, m_PACKET_VSI_EN, >> + v_PACKET_VSI_EN(0)); >> + >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_BUF_INDEX, INFOFRAME_VSI); >> + >> + /* Header Bytes */ >> + info[0] = 0x81; >> + info[1] = 0x01; >> + >> + /* PB1 - PB3 contain the 24bit IEEE Registration Identifier */ >> + info[4] = 0x03; >> + info[5] = 0x0c; >> + info[6] = 0x00; >> + >> + /* PB4 - HDMI_Video_Format into bits 7:5 */ >> + info[7] = 0; >> + >> + /* >> + * PB5 - Depending on the video format, this byte will contain >> + * either the HDMI_VIC code in buts 7:0, OR the 3D_Structure in >> + * bits 7:4. >> + */ >> + info[2] = 0x06 - 2; >> + info[8] = 0; >> + info[9] = 0; >> + >> + info[3] = info[0] + info[1] + info[2]; >> + >> + /* Calculate info frame checKsum */ >> + for (i = 4; i < HDMI_SIZE_VSI_INFOFRAME; i++) >> + info[3] += info[i]; >> + info[3] = 0x100 - info[3]; >> + >> + for (i = 0; i < HDMI_SIZE_VSI_INFOFRAME; i++) >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_ADDR + i, info[i]); >> + >> + hdmi_modb(hdmi, HDMI_PACKET_SEND_AUTO, m_PACKET_VSI_EN, >> + v_PACKET_VSI_EN(1)); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_config_video_csc(struct inno_hdmi *hdmi) >> +{ >> + struct hdmi_data_info *data = &hdmi->hdmi_data; >> + int c0_c2_change = 0; >> + int csc_enable = 0; >> + int csc_mode = 0; >> + int auto_csc = 0; >> + int value; >> + int i; >> + >> + /* Input video mode is SDR RGB24bit, data enable signal from >> external */ >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL1, v_DE_EXTERNAL | >> + v_VIDEO_INPUT_FORMAT(VIDEO_INPUT_SDR_RGB444)); >> + >> + /* Input color hardcode to RGB, and output color hardcode to >> RGB888 */ >> + value = v_VIDEO_INPUT_BITS(VIDEO_INPUT_8BITS) | >> + v_VIDEO_OUTPUT_COLOR(0) | >> + v_VIDEO_INPUT_CSP(0); >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL2, value); >> + >> + if (data->enc_out_format == data->enc_out_format) { >> + if ((data->enc_in_format == HDMI_COLORSPACE_RGB) || >> + (data->enc_in_format >= HDMI_COLORSPACE_YUV444)) { >> + value = v_SOF_DISABLE | v_COLOR_DEPTH_NOT_INDICATED(1); >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL3, value); >> + >> + hdmi_modb(hdmi, HDMI_VIDEO_CONTRL, >> + m_VIDEO_AUTO_CSC | m_VIDEO_C0_C2_SWAP, >> + v_VIDEO_AUTO_CSC(AUTO_CSC_DISABLE) | >> + v_VIDEO_C0_C2_SWAP(C0_C2_CHANGE_DISABLE)); >> + return 0; >> + } >> + } >> + >> + if (data->colorimetry == HDMI_COLORIMETRY_ITU_601) { >> + if ((data->enc_in_format == HDMI_COLORSPACE_RGB) && >> + (data->enc_out_format == HDMI_COLORSPACE_YUV444)) { >> + csc_mode = CSC_RGB_0_255_TO_ITU601_16_235_8BIT; >> + auto_csc = AUTO_CSC_DISABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_ENABLE; >> + } else if ((data->enc_in_format == HDMI_COLORSPACE_YUV444) && >> + (data->enc_out_format == HDMI_COLORSPACE_RGB)) { >> + csc_mode = CSC_ITU601_16_235_TO_RGB_0_255_8BIT; >> + auto_csc = AUTO_CSC_ENABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_DISABLE; >> + } >> + } else { >> + if ((data->enc_in_format == HDMI_COLORSPACE_RGB) && >> + (data->enc_out_format == HDMI_COLORSPACE_YUV444)) { >> + csc_mode = CSC_RGB_0_255_TO_ITU709_16_235_8BIT; >> + auto_csc = AUTO_CSC_DISABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_ENABLE; >> + } else if ((data->enc_in_format == HDMI_COLORSPACE_YUV444) && >> + (data->enc_out_format == HDMI_COLORSPACE_RGB)) { >> + csc_mode = CSC_ITU709_16_235_TO_RGB_0_255_8BIT; >> + auto_csc = AUTO_CSC_ENABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_DISABLE; >> + } >> + } >> + >> + for (i = 0; i < 24; i++) >> + hdmi_writeb(hdmi, HDMI_VIDEO_CSC_COEF + i, >> + coeff_csc[csc_mode][i]); >> + >> + value = v_SOF_DISABLE | csc_enable | >> v_COLOR_DEPTH_NOT_INDICATED(1); >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL3, value); >> + hdmi_modb(hdmi, HDMI_VIDEO_CONTRL, m_VIDEO_AUTO_CSC | >> + m_VIDEO_C0_C2_SWAP, v_VIDEO_AUTO_CSC(auto_csc) | >> + v_VIDEO_C0_C2_SWAP(c0_c2_change)); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_config_video_timing(struct inno_hdmi *hdmi, >> + struct drm_display_mode *mode) >> +{ >> + int value; >> + >> + /* Set detail external video timing polarity and interlace mode */ >> + value = v_EXTERANL_VIDEO(1); >> + value |= mode->flags & DRM_MODE_FLAG_PHSYNC ? >> + v_HSYNC_POLARITY(1) : v_HSYNC_POLARITY(0); >> + value |= mode->flags & DRM_MODE_FLAG_PVSYNC ? >> + v_VSYNC_POLARITY(1) : v_VSYNC_POLARITY(0); >> + value |= mode->flags & DRM_MODE_FLAG_INTERLACE ? >> + v_INETLACE(1) : v_INETLACE(0); >> + hdmi_writeb(hdmi, HDMI_VIDEO_TIMING_CTL, value); >> + >> + /* Set detail external video timing */ >> + value = mode->htotal; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HTOTAL_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HTOTAL_H, (value >> 8) & 0xFF); >> + >> + value = mode->htotal - mode->hdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HBLANK_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HBLANK_H, (value >> 8) & 0xFF); >> + >> + value = mode->hsync_start - mode->hdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDELAY_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDELAY_H, (value >> 8) & 0xFF); >> + >> + value = mode->hsync_end - mode->hsync_start; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDURATION_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDURATION_H, (value >> 8) & 0xFF); >> + >> + value = mode->vtotal; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VTOTAL_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VTOTAL_H, (value >> 8) & 0xFF); >> + >> + value = mode->vtotal - mode->vdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VBLANK, value & 0xFF); >> + >> + value = mode->vsync_start - mode->vdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VDELAY, value & 0xFF); >> + >> + value = mode->vsync_end - mode->vsync_start; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VDURATION, value & 0xFF); >> + >> + hdmi_writeb(hdmi, HDMI_PHY_PRE_DIV_RATIO, 0x1e); >> + hdmi_writeb(hdmi, HDMI_PHY_FEEDBACK_DIV_RATIO_LOW, 0x2c); >> + hdmi_writeb(hdmi, HDMI_PHY_FEEDBACK_DIV_RATIO_HIGH, 0x01); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_setup(struct inno_hdmi *hdmi, >> + struct drm_display_mode *mode) >> +{ >> + int value; >> + >> + hdmi->hdmi_data.vic = drm_match_cea_mode(mode); >> + >> + hdmi->hdmi_data.enc_in_format = HDMI_COLORSPACE_RGB; >> + hdmi->hdmi_data.enc_out_format = HDMI_COLORSPACE_RGB; >> + >> + if ((hdmi->hdmi_data.vic == 6) || (hdmi->hdmi_data.vic == 7) || >> + (hdmi->hdmi_data.vic == 21) || (hdmi->hdmi_data.vic == 22) || >> + (hdmi->hdmi_data.vic == 2) || (hdmi->hdmi_data.vic == 3) || >> + (hdmi->hdmi_data.vic == 17) || (hdmi->hdmi_data.vic == 18)) >> + hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_601; >> + else >> + hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_709; >> + >> + /* Mute video and audio output */ >> + hdmi_modb(hdmi, HDMI_AV_MUTE, m_AUDIO_MUTE | m_VIDEO_BLACK, >> + v_AUDIO_MUTE(1) | v_VIDEO_MUTE(1)); >> + >> + /* Set HDMI Mode */ >> + hdmi_writeb(hdmi, HDMI_HDCP_CTRL, >> + v_HDMI_DVI(hdmi->hdmi_data.sink_is_hdmi)); >> + >> + inno_hdmi_config_video_timing(hdmi, mode); >> + >> + inno_hdmi_config_video_csc(hdmi); >> + >> + if (hdmi->hdmi_data.sink_is_hdmi) { >> + inno_hdmi_config_video_avi(hdmi); >> + inno_hdmi_config_video_vsi(hdmi); >> + } >> + >> + /* >> + * When IP controller have configured to an accurate video >> + * timing, then the TMDS clock source would be switched to >> + * DCLK_LCDC, so we need to init the TMDS rate to mode pixel >> + * clock rate, and reconfigure the DDC clock. >> + */ >> + hdmi->tmds_rate = mode->clock * 1000; >> + inno_hdmi_i2c_init(hdmi); >> + >> + /* Unmute video and audio output */ >> + hdmi_modb(hdmi, HDMI_AV_MUTE, m_AUDIO_MUTE | m_VIDEO_BLACK, >> + v_AUDIO_MUTE(0) | v_VIDEO_MUTE(0)); >> + >> + return 0; >> +} >> + >> +static void inno_hdmi_encoder_mode_set(struct drm_encoder *encoder, >> + struct drm_display_mode *mode, >> + struct drm_display_mode *adj_mode) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(encoder); >> + >> + inno_hdmi_setup(hdmi, adj_mode); >> + >> + /* Store the display mode for plugin/DKMS poweron events */ > > I think DKMS should be DPMS. Yep, done > >> + memcpy(&hdmi->previous_mode, adj_mode, >> sizeof(hdmi->previous_mode)); >> +} >> + >> +static void inno_hdmi_encoder_enable(struct drm_encoder *encoder) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(encoder); >> + >> + inno_hdmi_set_pwr_mode(hdmi, NORMAL); >> +} >> + >> +static void inno_hdmi_encoder_disable(struct drm_encoder *encoder) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(encoder); >> + >> + inno_hdmi_set_pwr_mode(hdmi, LOWER_PWR); >> +} >> + >> +static void inno_hdmi_encoder_commit(struct drm_encoder *encoder) >> +{ >> +} >> + >> +static void inno_hdmi_encoder_prepare(struct drm_encoder *encoder) >> +{ >> + rockchip_drm_crtc_mode_config(encoder->crtc, >> DRM_MODE_CONNECTOR_HDMIA, >> + ROCKCHIP_OUT_MODE_P888); > > Can you move mode_config into inno_hdmi_encoder_enable, and remove > .prepare and .commit? > Yes, done >> +} >> + >> +static bool inno_hdmi_encoder_mode_fixup(struct drm_encoder *encoder, >> + const struct drm_display_mode *mode, >> + struct drm_display_mode *adj_mode) >> +{ >> + return true; >> +} >> + >> +static struct drm_encoder_helper_funcs >> inno_hdmi_encoder_helper_funcs = { >> + .enable = inno_hdmi_encoder_enable, >> + .disable = inno_hdmi_encoder_disable, >> + .mode_fixup = inno_hdmi_encoder_mode_fixup, >> + .mode_set = inno_hdmi_encoder_mode_set, >> + .prepare = inno_hdmi_encoder_prepare, >> + .commit = inno_hdmi_encoder_commit, > > On drm atomic, I think if support .enable and .disable callbacks, then > .prepare and .commit is not needed. > Got it >> +}; >> + >> +static struct drm_encoder_funcs inno_hdmi_encoder_funcs = { >> + .destroy = drm_encoder_cleanup, >> +}; >> + >> +static enum drm_connector_status >> +inno_hdmi_connector_detect(struct drm_connector *connector, bool force) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(connector); >> + >> + return (hdmi_readb(hdmi, HDMI_STATUS) & m_HOTPLUG) ? >> + connector_status_connected : connector_status_disconnected; >> +} >> + >> +static int inno_hdmi_connector_get_modes(struct drm_connector >> *connector) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(connector); >> + struct edid *edid; >> + int ret = 0; >> + >> + if (!hdmi->ddc) >> + return 0; >> + >> + edid = drm_get_edid(connector, hdmi->ddc); >> + if (edid) { >> + hdmi->hdmi_data.sink_is_hdmi = drm_detect_hdmi_monitor(edid); >> + hdmi->hdmi_data.sink_has_audio = >> drm_detect_monitor_audio(edid); >> + drm_mode_connector_update_edid_property(connector, edid); >> + ret = drm_add_edid_modes(connector, edid); >> + kfree(edid); >> + } >> + >> + return ret; >> +} >> + >> +static enum drm_mode_status >> +inno_hdmi_connector_mode_valid(struct drm_connector *connector, >> + struct drm_display_mode *mode) >> +{ >> + return MODE_OK; >> +} >> + >> +static struct drm_encoder * >> +inno_hdmi_connector_best_encoder(struct drm_connector *connector) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(connector); >> + >> + return &hdmi->encoder; >> +} >> + >> +static int >> +inno_hdmi_probe_single_connector_modes(struct drm_connector *connector, >> + uint32_t maxX, uint32_t maxY) >> +{ >> + return drm_helper_probe_single_connector_modes(connector, 1920, >> 1080); >> +} >> + >> +static void inno_hdmi_connector_destroy(struct drm_connector >> *connector) >> +{ >> + drm_connector_unregister(connector); >> + drm_connector_cleanup(connector); >> +} >> + >> +static struct drm_connector_funcs inno_hdmi_connector_funcs = { >> + .dpms = drm_atomic_helper_connector_dpms, >> + .fill_modes = inno_hdmi_probe_single_connector_modes, >> + .detect = inno_hdmi_connector_detect, >> + .destroy = inno_hdmi_connector_destroy, >> + .reset = drm_atomic_helper_connector_reset, >> + .atomic_duplicate_state = >> drm_atomic_helper_connector_duplicate_state, >> + .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, >> +}; >> + >> +static struct drm_connector_helper_funcs >> inno_hdmi_connector_helper_funcs = { >> + .get_modes = inno_hdmi_connector_get_modes, >> + .mode_valid = inno_hdmi_connector_mode_valid, >> + .best_encoder = inno_hdmi_connector_best_encoder, >> +}; >> + >> +static int inno_hdmi_register(struct drm_device *drm, struct >> inno_hdmi *hdmi) >> +{ >> + struct drm_encoder *encoder = &hdmi->encoder; >> + >> + encoder->possible_crtcs = drm_of_find_possible_crtcs(drm, >> hdmi->dev->of_node); > > Keep 80 characters :-) . > Done >> + /* >> + * If we failed to find the CRTC(s) which this encoder is >> + * supposed to be connected to, it's because the CRTC has >> + * not been registered yet. Defer probing, and hope that >> + * the required CRTC is added later. >> + */ >> + if (encoder->possible_crtcs == 0) >> + return -EPROBE_DEFER; >> + >> + drm_encoder_helper_add(encoder, &inno_hdmi_encoder_helper_funcs); >> + drm_encoder_init(drm, encoder, &inno_hdmi_encoder_funcs, >> + DRM_MODE_ENCODER_TMDS, NULL); >> + >> + hdmi->connector.polled = DRM_CONNECTOR_POLL_HPD; >> + >> + drm_connector_helper_add(&hdmi->connector, >> + &inno_hdmi_connector_helper_funcs); >> + drm_connector_init(drm, &hdmi->connector, >> &inno_hdmi_connector_funcs, >> + DRM_MODE_CONNECTOR_HDMIA); >> + >> + drm_mode_connector_attach_encoder(&hdmi->connector, encoder); >> + >> + return 0; >> +} >> + >> +static irqreturn_t inno_hdmi_i2c_irq(struct inno_hdmi *hdmi) >> +{ >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + u8 stat; >> + >> + stat = hdmi_readb(hdmi, HDMI_INTERRUPT_STATUS1); >> + if (!(stat & m_INT_EDID_READY)) >> + return IRQ_NONE; >> + >> + /* Clear HDMI EDID interrupt flag */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_STATUS1, m_INT_EDID_READY); >> + >> + complete(&i2c->cmp); >> + >> + return IRQ_HANDLED; >> +} >> + >> +static irqreturn_t inno_hdmi_hardirq(int irq, void *dev_id) >> +{ >> + struct inno_hdmi *hdmi = dev_id; >> + irqreturn_t ret = IRQ_NONE; >> + u8 interrupt; >> + >> + if (hdmi->i2c) >> + ret = inno_hdmi_i2c_irq(hdmi); >> + >> + interrupt = hdmi_readb(hdmi, HDMI_STATUS); >> + if (interrupt & m_INT_HOTPLUG) { >> + hdmi_modb(hdmi, HDMI_STATUS, m_INT_HOTPLUG, m_INT_HOTPLUG); >> + ret = IRQ_WAKE_THREAD; >> + } >> + >> + return ret; >> +} >> + >> +static irqreturn_t inno_hdmi_irq(int irq, void *dev_id) >> +{ >> + struct inno_hdmi *hdmi = dev_id; >> + >> + drm_helper_hpd_irq_event(hdmi->connector.dev); >> + >> + return IRQ_HANDLED; >> +} >> + >> +static int inno_hdmi_i2c_wait(struct inno_hdmi *hdmi) >> +{ >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + int stat; >> + >> + stat = wait_for_completion_timeout(&i2c->cmp, HZ / 10); >> + if (!stat) { >> + stat = wait_for_completion_timeout(&i2c->cmp, HZ / 10); >> + if (!stat) >> + return -EAGAIN; >> + } >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_i2c_read(struct inno_hdmi *hdmi, struct i2c_msg >> *msgs) >> +{ >> + int length = msgs->len; >> + u8 *buf = msgs->buf; >> + int ret; >> + >> + ret = inno_hdmi_i2c_wait(hdmi); >> + if (ret) >> + return ret; >> + >> + while (length--) >> + *buf++ = hdmi_readb(hdmi, HDMI_EDID_FIFO_ADDR); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_i2c_write(struct inno_hdmi *hdmi, struct >> i2c_msg *msgs) >> +{ >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + >> + /* >> + * The DDC module only support read EDID message, so >> + * we assume that each word write to this i2c adapter >> + * should be the offset of EDID word address. >> + */ >> + if ((msgs->len != 1) || >> + ((msgs->addr != DDC_ADDR) && (msgs->addr != DDC_SEGMENT_ADDR))) >> + return -EINVAL; >> + >> + reinit_completion(&i2c->cmp); >> + >> + if (msgs->addr == DDC_SEGMENT_ADDR) >> + hdmi->i2c->segment_addr = msgs->buf[0]; >> + if (msgs->addr == DDC_ADDR) >> + hdmi->i2c->ddc_addr = msgs->buf[0]; >> + >> + /* Set edid fifo first addr */ >> + hdmi_writeb(hdmi, HDMI_EDID_FIFO_OFFSET, 0x00); >> + >> + /* Set edid word address 0x00/0x80 */ >> + hdmi_writeb(hdmi, HDMI_EDID_WORD_ADDR, hdmi->i2c->ddc_addr); >> + >> + /* Set edid segment pointer */ >> + hdmi_writeb(hdmi, HDMI_EDID_SEGMENT_POINTER, >> hdmi->i2c->segment_addr); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_i2c_xfer(struct i2c_adapter *adap, >> + struct i2c_msg *msgs, int num) >> +{ >> + struct inno_hdmi *hdmi = i2c_get_adapdata(adap); >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + int i, ret = 0; >> + >> + mutex_lock(&i2c->lock); >> + >> + /* Clear the EDID interrupt flag and unmute the interrupt */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_MASK1, m_INT_EDID_READY); >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_STATUS1, m_INT_EDID_READY); >> + >> + for (i = 0; i < num; i++) { >> + dev_dbg(hdmi->dev, "xfer: num: %d/%d, len: %d, flags: %#x\n", >> + i + 1, num, msgs[i].len, msgs[i].flags); >> + >> + if (msgs[i].flags & I2C_M_RD) >> + ret = inno_hdmi_i2c_read(hdmi, &msgs[i]); >> + else >> + ret = inno_hdmi_i2c_write(hdmi, &msgs[i]); >> + >> + if (ret < 0) >> + break; >> + } >> + >> + if (!ret) >> + ret = num; >> + >> + /* Mute HDMI EDID interrupt */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_MASK1, 0); >> + >> + mutex_unlock(&i2c->lock); >> + >> + return ret; >> +} >> + >> +static u32 inno_hdmi_i2c_func(struct i2c_adapter *adapter) >> +{ >> + return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL; >> +} >> + >> +static const struct i2c_algorithm inno_hdmi_algorithm = { >> + .master_xfer = inno_hdmi_i2c_xfer, >> + .functionality = inno_hdmi_i2c_func, >> +}; >> + >> +static struct i2c_adapter *inno_hdmi_i2c_adapter(struct inno_hdmi >> *hdmi) >> +{ >> + struct i2c_adapter *adap; >> + struct inno_hdmi_i2c *i2c; >> + int ret; >> + >> + i2c = devm_kzalloc(hdmi->dev, sizeof(*i2c), GFP_KERNEL); >> + if (!i2c) >> + return ERR_PTR(-ENOMEM); >> + >> + mutex_init(&i2c->lock); >> + init_completion(&i2c->cmp); >> + >> + adap = &i2c->adap; >> + adap->class = I2C_CLASS_DDC; >> + adap->owner = THIS_MODULE; >> + adap->dev.parent = hdmi->dev; >> + adap->dev.of_node = hdmi->dev->of_node; >> + adap->algo = &inno_hdmi_algorithm; >> + strlcpy(adap->name, "Inno HDMI", sizeof(adap->name)); >> + i2c_set_adapdata(adap, hdmi); >> + >> + ret = i2c_add_adapter(adap); >> + if (ret) { >> + dev_warn(hdmi->dev, "cannot add %s I2C adapter\n", adap->name); >> + devm_kfree(hdmi->dev, i2c); >> + return ERR_PTR(ret); >> + } >> + >> + hdmi->i2c = i2c; >> + >> + dev_info(hdmi->dev, "registered %s I2C bus driver\n", adap->name); >> + >> + return adap; >> +} >> + >> +static int inno_hdmi_bind(struct device *dev, struct device *master, >> + void *data) >> +{ >> + struct platform_device *pdev = to_platform_device(dev); >> + struct drm_device *drm = data; >> + struct inno_hdmi *hdmi; >> + struct resource *iores; >> + int irq; >> + int ret; >> + >> + hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL); >> + if (!hdmi) >> + return -ENOMEM; >> + >> + hdmi->dev = dev; >> + hdmi->drm_dev = drm; >> + >> + iores = platform_get_resource(pdev, IORESOURCE_MEM, 0); >> + if (!iores) >> + return -ENXIO; >> + >> + hdmi->regs = devm_ioremap_resource(dev, iores); >> + if (IS_ERR(hdmi->regs)) >> + return PTR_ERR(hdmi->regs); >> + >> + hdmi->pclk = devm_clk_get(hdmi->dev, "pclk"); >> + if (IS_ERR(hdmi->pclk)) { >> + dev_err(hdmi->dev, "Unable to get HDMI pclk clk\n"); >> + return PTR_ERR(hdmi->pclk); >> + } >> + >> + ret = clk_prepare_enable(hdmi->pclk); >> + if (ret) { >> + dev_err(hdmi->dev, "Cannot enable HDMI pclk clock: %d\n", ret); >> + return ret; >> + } >> + >> + irq = platform_get_irq(pdev, 0); >> + if (irq < 0) >> + return irq; >> + >> + inno_hdmi_reset(hdmi); >> + >> + hdmi->ddc = inno_hdmi_i2c_adapter(hdmi); >> + if (IS_ERR(hdmi->ddc)) { >> + hdmi->ddc = NULL; >> + return PTR_ERR(hdmi->ddc); >> + } >> + >> + /* >> + * When IP controller haven't configured to an accurate video >> + * timing, then the TMDS clock source would be switched to >> + * PCLK_HDMI, so we need to init the TMDS rate to PCLK rate, >> + * and reconfigure the DDC clock. >> + */ >> + hdmi->tmds_rate = clk_get_rate(hdmi->pclk); >> + inno_hdmi_i2c_init(hdmi); >> + >> + ret = inno_hdmi_register(drm, hdmi); >> + if (ret) >> + return ret; >> + >> + dev_set_drvdata(dev, hdmi); >> + >> + /* Unmute hotplug interrupt */ >> + hdmi_modb(hdmi, HDMI_STATUS, m_MASK_INT_HOTPLUG, >> v_MASK_INT_HOTPLUG(1)); >> + >> + ret = devm_request_threaded_irq(dev, irq, inno_hdmi_hardirq, >> + inno_hdmi_irq, IRQF_SHARED, >> + dev_name(dev), hdmi); >> + >> + return ret; >> +} >> + >> +static void inno_hdmi_unbind(struct device *dev, struct device *master, >> + void *data) >> +{ >> + struct inno_hdmi *hdmi = dev_get_drvdata(dev); >> + >> + hdmi->connector.funcs->destroy(&hdmi->connector); >> + hdmi->encoder.funcs->destroy(&hdmi->encoder); >> + >> + clk_disable_unprepare(hdmi->pclk); >> + i2c_put_adapter(hdmi->ddc); >> +} >> + >> +static const struct component_ops inno_hdmi_ops = { >> + .bind = inno_hdmi_bind, >> + .unbind = inno_hdmi_unbind, >> +}; >> + >> +static int inno_hdmi_probe(struct platform_device *pdev) >> +{ >> + return component_add(&pdev->dev, &inno_hdmi_ops); >> +} >> + >> +static int inno_hdmi_remove(struct platform_device *pdev) >> +{ >> + component_del(&pdev->dev, &inno_hdmi_ops); >> + >> + return 0; >> +} >> + >> +static const struct of_device_id inno_hdmi_dt_ids[] = { >> + { .compatible = "rockchip,rk3036-inno-hdmi", >> + }, >> + {}, >> +}; >> +MODULE_DEVICE_TABLE(of, inno_hdmi_dt_ids); >> + >> +static struct platform_driver inno_hdmi_driver = { >> + .probe = inno_hdmi_probe, >> + .remove = inno_hdmi_remove, >> + .driver = { >> + .name = "innohdmi-rockchip", >> + .of_match_table = inno_hdmi_dt_ids, >> + }, >> +}; >> + >> +module_platform_driver(inno_hdmi_driver); >> + >> +MODULE_AUTHOR("Zheng Yang "); >> +MODULE_AUTHOR("Yakir Yang "); >> +MODULE_DESCRIPTION("Rockchip Specific INNO-HDMI Driver"); >> +MODULE_LICENSE("GPL"); >> +MODULE_ALIAS("platform:innohdmi-rockchip"); >> diff --git a/drivers/gpu/drm/rockchip/inno_hdmi.h >> b/drivers/gpu/drm/rockchip/inno_hdmi.h >> new file mode 100644 >> index 0000000..4ff17ad >> --- /dev/null >> +++ b/drivers/gpu/drm/rockchip/inno_hdmi.h >> @@ -0,0 +1,364 @@ >> +/* >> + * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd >> + * Zheng Yang >> + * Yakir Yang >> + * >> + * This software is licensed under the terms of the GNU General Public >> + * License version 2, as published by the Free Software Foundation, and >> + * may be copied, distributed, and modified under those terms. >> + * >> + * This program is distributed in the hope that it will be useful, >> + * but WITHOUT ANY WARRANTY; without even the implied warranty of >> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the >> + * GNU General Public License for more details. >> + */ >> + >> +#ifndef __INNO_HDMI_H__ >> +#define __INNO_HDMI_H__ >> + >> +#define DDC_SEGMENT_ADDR 0x30 >> + >> +enum PWR_MODE { >> + NORMAL, >> + LOWER_PWR, >> +}; >> + >> +#define HDMI_SCL_RATE (100*1000) >> +#define DDC_BUS_FREQ_L 0x4b >> +#define DDC_BUS_FREQ_H 0x4c >> + >> +#define HDMI_SYS_CTRL 0x00 >> +#define m_RST_ANALOG (1 << 6) >> +#define v_RST_ANALOG (0 << 6) >> +#define v_NOT_RST_ANALOG (1 << 6) >> +#define m_RST_DIGITAL (1 << 5) >> +#define v_RST_DIGITAL (0 << 5) >> +#define v_NOT_RST_DIGITAL (1 << 5) >> +#define m_REG_CLK_INV (1 << 4) >> +#define v_REG_CLK_NOT_INV (0 << 4) >> +#define v_REG_CLK_INV (1 << 4) >> +#define m_VCLK_INV (1 << 3) >> +#define v_VCLK_NOT_INV (0 << 3) >> +#define v_VCLK_INV (1 << 3) >> +#define m_REG_CLK_SOURCE (1 << 2) >> +#define v_REG_CLK_SOURCE_TMDS (0 << 2) >> +#define v_REG_CLK_SOURCE_SYS (1 << 2) >> +#define m_POWER (1 << 1) >> +#define v_PWR_ON (0 << 1) >> +#define v_PWR_OFF (1 << 1) >> +#define m_INT_POL (1 << 0) >> +#define v_INT_POL_HIGH 1 >> +#define v_INT_POL_LOW 0 >> + >> +#define HDMI_VIDEO_CONTRL1 0x01 >> +#define m_VIDEO_INPUT_FORMAT (7 << 1) >> +#define m_DE_SOURCE (1 << 0) >> +#define v_VIDEO_INPUT_FORMAT(n) (n << 1) >> +#define v_DE_EXTERNAL 1 >> +#define v_DE_INTERNAL 0 >> +enum { >> + VIDEO_INPUT_SDR_RGB444 = 0, >> + VIDEO_INPUT_DDR_RGB444 = 5, >> + VIDEO_INPUT_DDR_YCBCR422 = 6 >> +}; >> + >> +#define HDMI_VIDEO_CONTRL2 0x02 >> +#define m_VIDEO_OUTPUT_COLOR (3 << 6) >> +#define m_VIDEO_INPUT_BITS (3 << 4) >> +#define m_VIDEO_INPUT_CSP (1 << 0) >> +#define v_VIDEO_OUTPUT_COLOR(n) (((n) & 0x3) << 6) >> +#define v_VIDEO_INPUT_BITS(n) (n << 4) >> +#define v_VIDEO_INPUT_CSP(n) (n << 0) >> +enum { >> + VIDEO_INPUT_12BITS = 0, >> + VIDEO_INPUT_10BITS = 1, >> + VIDEO_INPUT_REVERT = 2, >> + VIDEO_INPUT_8BITS = 3, >> +}; >> + >> +#define HDMI_VIDEO_CONTRL 0x03 >> +#define m_VIDEO_AUTO_CSC (1 << 7) >> +#define v_VIDEO_AUTO_CSC(n) (n << 7) >> +#define m_VIDEO_C0_C2_SWAP (1 << 0) >> +#define v_VIDEO_C0_C2_SWAP(n) (n << 0) >> +enum { >> + C0_C2_CHANGE_ENABLE = 0, >> + C0_C2_CHANGE_DISABLE = 1, >> + AUTO_CSC_DISABLE = 0, >> + AUTO_CSC_ENABLE = 1, >> +}; >> + >> +#define HDMI_VIDEO_CONTRL3 0x04 >> +#define m_COLOR_DEPTH_NOT_INDICATED (1 << 4) >> +#define m_SOF (1 << 3) >> +#define m_COLOR_RANGE (1 << 2) >> +#define m_CSC (1 << 0) >> +#define v_COLOR_DEPTH_NOT_INDICATED(n) ((n) << 4) >> +#define v_SOF_ENABLE (0 << 3) >> +#define v_SOF_DISABLE (1 << 3) >> +#define v_COLOR_RANGE_FULL (1 << 2) >> +#define v_COLOR_RANGE_LIMITED (0 << 2) >> +#define v_CSC_ENABLE 1 >> +#define v_CSC_DISABLE 0 >> + >> +#define HDMI_AV_MUTE 0x05 >> +#define m_AVMUTE_CLEAR (1 << 7) >> +#define m_AVMUTE_ENABLE (1 << 6) >> +#define m_AUDIO_MUTE (1 << 1) >> +#define m_VIDEO_BLACK (1 << 0) >> +#define v_AVMUTE_CLEAR(n) (n << 7) >> +#define v_AVMUTE_ENABLE(n) (n << 6) >> +#define v_AUDIO_MUTE(n) (n << 1) >> +#define v_VIDEO_MUTE(n) (n << 0) >> + >> +#define HDMI_VIDEO_TIMING_CTL 0x08 >> +#define v_HSYNC_POLARITY(n) (n << 3) >> +#define v_VSYNC_POLARITY(n) (n << 2) >> +#define v_INETLACE(n) (n << 1) >> +#define v_EXTERANL_VIDEO(n) (n << 0) >> + >> +#define HDMI_VIDEO_EXT_HTOTAL_L 0x09 >> +#define HDMI_VIDEO_EXT_HTOTAL_H 0x0a >> +#define HDMI_VIDEO_EXT_HBLANK_L 0x0b >> +#define HDMI_VIDEO_EXT_HBLANK_H 0x0c >> +#define HDMI_VIDEO_EXT_HDELAY_L 0x0d >> +#define HDMI_VIDEO_EXT_HDELAY_H 0x0e >> +#define HDMI_VIDEO_EXT_HDURATION_L 0x0f >> +#define HDMI_VIDEO_EXT_HDURATION_H 0x10 >> +#define HDMI_VIDEO_EXT_VTOTAL_L 0x11 >> +#define HDMI_VIDEO_EXT_VTOTAL_H 0x12 >> +#define HDMI_VIDEO_EXT_VBLANK 0x13 >> +#define HDMI_VIDEO_EXT_VDELAY 0x14 >> +#define HDMI_VIDEO_EXT_VDURATION 0x15 >> + >> +#define HDMI_VIDEO_CSC_COEF 0x18 >> + >> +#define HDMI_AUDIO_CTRL1 0x35 >> +enum { >> + CTS_SOURCE_INTERNAL = 0, >> + CTS_SOURCE_EXTERNAL = 1, >> +}; >> +#define v_CTS_SOURCE(n) (n << 7) >> + >> +enum { >> + DOWNSAMPLE_DISABLE = 0, >> + DOWNSAMPLE_1_2 = 1, >> + DOWNSAMPLE_1_4 = 2, >> +}; >> +#define v_DOWN_SAMPLE(n) (n << 5) >> + >> +enum { >> + AUDIO_SOURCE_IIS = 0, >> + AUDIO_SOURCE_SPDIF = 1, >> +}; >> +#define v_AUDIO_SOURCE(n) (n << 3) >> + >> +#define v_MCLK_ENABLE(n) (n << 2) >> +enum { >> + MCLK_128FS = 0, >> + MCLK_256FS = 1, >> + MCLK_384FS = 2, >> + MCLK_512FS = 3, >> +}; >> +#define v_MCLK_RATIO(n) (n) >> + >> +#define AUDIO_SAMPLE_RATE 0x37 >> +enum { >> + AUDIO_32K = 0x3, >> + AUDIO_441K = 0x0, >> + AUDIO_48K = 0x2, >> + AUDIO_882K = 0x8, >> + AUDIO_96K = 0xa, >> + AUDIO_1764K = 0xc, >> + AUDIO_192K = 0xe, >> +}; >> + >> +#define AUDIO_I2S_MODE 0x38 >> +enum { >> + I2S_CHANNEL_1_2 = 1, >> + I2S_CHANNEL_3_4 = 3, >> + I2S_CHANNEL_5_6 = 7, >> + I2S_CHANNEL_7_8 = 0xf >> +}; >> +#define v_I2S_CHANNEL(n) ((n) << 2) >> +enum { >> + I2S_STANDARD = 0, >> + I2S_LEFT_JUSTIFIED = 1, >> + I2S_RIGHT_JUSTIFIED = 2, >> +}; >> +#define v_I2S_MODE(n) (n) >> + >> +#define AUDIO_I2S_MAP 0x39 >> +#define AUDIO_I2S_SWAPS_SPDIF 0x3a >> +#define v_SPIDF_FREQ(n) (n) >> + >> +#define N_32K 0x1000 >> +#define N_441K 0x1880 >> +#define N_882K 0x3100 >> +#define N_1764K 0x6200 >> +#define N_48K 0x1800 >> +#define N_96K 0x3000 >> +#define N_192K 0x6000 >> + >> +#define HDMI_AUDIO_CHANNEL_STATUS 0x3e >> +#define m_AUDIO_STATUS_NLPCM (1 << 7) >> +#define m_AUDIO_STATUS_USE (1 << 6) >> +#define m_AUDIO_STATUS_COPYRIGHT (1 << 5) >> +#define m_AUDIO_STATUS_ADDITION (3 << 2) >> +#define m_AUDIO_STATUS_CLK_ACCURACY (2 << 0) >> +#define v_AUDIO_STATUS_NLPCM(n) ((n & 1) << 7) >> +#define AUDIO_N_H 0x3f >> +#define AUDIO_N_M 0x40 >> +#define AUDIO_N_L 0x41 >> + >> +#define HDMI_AUDIO_CTS_H 0x45 >> +#define HDMI_AUDIO_CTS_M 0x46 >> +#define HDMI_AUDIO_CTS_L 0x47 >> + >> +#define HDMI_DDC_CLK_L 0x4b >> +#define HDMI_DDC_CLK_H 0x4c >> + >> +#define HDMI_EDID_SEGMENT_POINTER 0x4d >> +#define HDMI_EDID_WORD_ADDR 0x4e >> +#define HDMI_EDID_FIFO_OFFSET 0x4f >> +#define HDMI_EDID_FIFO_ADDR 0x50 >> + >> +#define HDMI_PACKET_SEND_MANUAL 0x9c >> +#define HDMI_PACKET_SEND_AUTO 0x9d >> +#define m_PACKET_GCP_EN (1 << 7) >> +#define m_PACKET_MSI_EN (1 << 6) >> +#define m_PACKET_SDI_EN (1 << 5) >> +#define m_PACKET_VSI_EN (1 << 4) >> +#define v_PACKET_GCP_EN(n) ((n & 1) << 7) >> +#define v_PACKET_MSI_EN(n) ((n & 1) << 6) >> +#define v_PACKET_SDI_EN(n) ((n & 1) << 5) >> +#define v_PACKET_VSI_EN(n) ((n & 1) << 4) >> + >> +#define HDMI_CONTROL_PACKET_BUF_INDEX 0x9f >> +enum { >> + INFOFRAME_VSI = 0x05, >> + INFOFRAME_AVI = 0x06, >> + INFOFRAME_AAI = 0x08, >> +}; >> + >> +#define HDMI_CONTROL_PACKET_ADDR 0xa0 >> +#define HDMI_SIZE_VSI_INFOFRAME 0x0A >> +#define HDMI_SIZE_AVI_INFOFRAME 0x11 >> +#define HDMI_SIZE_AUDIO_INFOFRAME 0x0F >> +enum { >> + AVI_COLOR_MODE_RGB = 0, >> + AVI_COLOR_MODE_YCBCR422 = 1, >> + AVI_COLOR_MODE_YCBCR444 = 2, >> + AVI_COLORIMETRY_NO_DATA = 0, >> + >> + AVI_COLORIMETRY_SMPTE_170M = 1, >> + AVI_COLORIMETRY_ITU709 = 2, >> + AVI_COLORIMETRY_EXTENDED = 3, >> + >> + AVI_CODED_FRAME_ASPECT_NO_DATA = 0, >> + AVI_CODED_FRAME_ASPECT_4_3 = 1, >> + AVI_CODED_FRAME_ASPECT_16_9 = 2, >> + >> + ACTIVE_ASPECT_RATE_SAME_AS_CODED_FRAME = 0x08, >> + ACTIVE_ASPECT_RATE_4_3 = 0x09, >> + ACTIVE_ASPECT_RATE_16_9 = 0x0A, >> + ACTIVE_ASPECT_RATE_14_9 = 0x0B, >> +}; >> + >> +#define HDMI_HDCP_CTRL 0x52 >> +#define m_HDMI_DVI (1 << 1) >> +#define v_HDMI_DVI(n) (n << 1) >> + >> +#define HDMI_INTERRUPT_MASK1 0xc0 >> +#define HDMI_INTERRUPT_STATUS1 0xc1 >> +#define m_INT_ACTIVE_VSYNC (1 << 5) >> +#define m_INT_EDID_READY (1 << 2) >> + >> +#define HDMI_INTERRUPT_MASK2 0xc2 >> +#define HDMI_INTERRUPT_STATUS2 0xc3 >> +#define m_INT_HDCP_ERR (1 << 7) >> +#define m_INT_BKSV_FLAG (1 << 6) >> +#define m_INT_HDCP_OK (1 << 4) >> + >> +#define HDMI_STATUS 0xc8 >> +#define m_HOTPLUG (1 << 7) >> +#define m_MASK_INT_HOTPLUG (1 << 5) >> +#define m_INT_HOTPLUG (1 << 1) >> +#define v_MASK_INT_HOTPLUG(n) ((n & 0x1) << 5) >> + >> +#define HDMI_COLORBAR 0xc9 >> + >> +#define HDMI_PHY_SYNC 0xce >> +#define HDMI_PHY_SYS_CTL 0xe0 >> +#define m_TMDS_CLK_SOURCE (1 << 5) >> +#define v_TMDS_FROM_PLL (0 << 5) >> +#define v_TMDS_FROM_GEN (1 << 5) >> +#define m_PHASE_CLK (1 << 4) >> +#define v_DEFAULT_PHASE (0 << 4) >> +#define v_SYNC_PHASE (1 << 4) >> +#define m_TMDS_CURRENT_PWR (1 << 3) >> +#define v_TURN_ON_CURRENT (0 << 3) >> +#define v_CAT_OFF_CURRENT (1 << 3) >> +#define m_BANDGAP_PWR (1 << 2) >> +#define v_BANDGAP_PWR_UP (0 << 2) >> +#define v_BANDGAP_PWR_DOWN (1 << 2) >> +#define m_PLL_PWR (1 << 1) >> +#define v_PLL_PWR_UP (0 << 1) >> +#define v_PLL_PWR_DOWN (1 << 1) >> +#define m_TMDS_CHG_PWR (1 << 0) >> +#define v_TMDS_CHG_PWR_UP (0 << 0) >> +#define v_TMDS_CHG_PWR_DOWN (1 << 0) >> + >> +#define HDMI_PHY_CHG_PWR 0xe1 >> +#define v_CLK_CHG_PWR(n) ((n & 1) << 3) >> +#define v_DATA_CHG_PWR(n) ((n & 7) << 0) >> + >> +#define HDMI_PHY_DRIVER 0xe2 >> +#define v_CLK_MAIN_DRIVER(n) (n << 4) >> +#define v_DATA_MAIN_DRIVER(n) (n << 0) >> + >> +#define HDMI_PHY_PRE_EMPHASIS 0xe3 >> +#define v_PRE_EMPHASIS(n) ((n & 7) << 4) >> +#define v_CLK_PRE_DRIVER(n) ((n & 3) << 2) >> +#define v_DATA_PRE_DRIVER(n) ((n & 3) << 0) >> + >> +#define HDMI_PHY_FEEDBACK_DIV_RATIO_LOW 0xe7 >> +#define v_FEEDBACK_DIV_LOW(n) (n & 0xff) >> +#define HDMI_PHY_FEEDBACK_DIV_RATIO_HIGH 0xe8 >> +#define v_FEEDBACK_DIV_HIGH(n) (n & 1) >> + >> +#define HDMI_PHY_PRE_DIV_RATIO 0xed >> +#define v_PRE_DIV_RATIO(n) (n & 0x1f) >> + >> +#define HDMI_CEC_CTRL 0xd0 >> +#define m_ADJUST_FOR_HISENSE (1 << 6) >> +#define m_REJECT_RX_BROADCAST (1 << 5) >> +#define m_BUSFREETIME_ENABLE (1 << 2) >> +#define m_REJECT_RX (1 << 1) >> +#define m_START_TX (1 << 0) >> + >> +#define HDMI_CEC_DATA 0xd1 >> +#define HDMI_CEC_TX_OFFSET 0xd2 >> +#define HDMI_CEC_RX_OFFSET 0xd3 >> +#define HDMI_CEC_CLK_H 0xd4 >> +#define HDMI_CEC_CLK_L 0xd5 >> +#define HDMI_CEC_TX_LENGTH 0xd6 >> +#define HDMI_CEC_RX_LENGTH 0xd7 >> +#define HDMI_CEC_TX_INT_MASK 0xd8 >> +#define m_TX_DONE (1 << 3) >> +#define m_TX_NOACK (1 << 2) >> +#define m_TX_BROADCAST_REJ (1 << 1) >> +#define m_TX_BUSNOTFREE (1 << 0) >> + >> +#define HDMI_CEC_RX_INT_MASK 0xd9 >> +#define m_RX_LA_ERR (1 << 4) >> +#define m_RX_GLITCH (1 << 3) >> +#define m_RX_DONE (1 << 0) >> + >> +#define HDMI_CEC_TX_INT 0xda >> +#define HDMI_CEC_RX_INT 0xdb >> +#define HDMI_CEC_BUSFREETIME_L 0xdc >> +#define HDMI_CEC_BUSFREETIME_H 0xdd >> +#define HDMI_CEC_LOGICADDR 0xde >> + >> +#endif /* __INNO_HDMI_H__ */ > > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754722AbcARKnj (ORCPT ); Mon, 18 Jan 2016 05:43:39 -0500 Received: from lucky1.263xmail.com ([211.157.147.132]:44868 "EHLO lucky1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754562AbcARKne (ORCPT ); Mon, 18 Jan 2016 05:43:34 -0500 X-263anti-spam: KSV:0; X-MAIL-GRAY: 1 X-MAIL-DELIVERY: 0 X-KSVirus-check: 0 X-ABS-CHECKED: 4 X-ADDR-CHECKED: 0 X-RL-SENDER: ykk@rock-chips.com X-FST-TO: linux-arm-kernel@lists.infradead.org X-SENDER-IP: 58.22.7.114 X-LOGIN-NAME: ykk@rock-chips.com X-UNIQUE-TAG: <9f4964c12f80d485d48c951494184804> X-ATTACHMENT-NUM: 0 X-DNS-TYPE: 0 Subject: Re: [PATCH v3 1/2] drm: rockchip/hdmi: add Innosilicon HDMI support To: Mark yao , Heiko Stuebner References: <1452850598-30859-1-git-send-email-ykk@rock-chips.com> <1452850690-31760-1-git-send-email-ykk@rock-chips.com> <569C3E36.10103@rock-chips.com> Cc: David Airlie , Thierry Reding , Rob Herring , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-rockchip@lists.infradead.org, linux-arm-kernel@lists.infradead.org From: Yakir Yang Message-ID: <569CC1CB.4090205@rock-chips.com> Date: Mon, 18 Jan 2016 18:43:23 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Thunderbird/38.3.0 MIME-Version: 1.0 In-Reply-To: <569C3E36.10103@rock-chips.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Mark, On 01/18/2016 09:21 AM, Mark yao wrote: > Hi Yakir > > I'd like you can change your patch title into "drm/rockchip/hdmi", so > when I search patches use "drm/rockchip" can find your patch. > Okay > and I have some advices mail inline. > > Thanks:-) > > On 2016年01月15日 17:38, Yakir Yang wrote: >> The Innosilicon HDMI is a low power HDMI 1.4 transmitter >> IP, and it have been integrated on some rockchip CPUs >> (like RK3036, RK312x). >> >> Signed-off-by: Yakir Yang >> --- >> Changes in v3: >> - Use encoder enable/disable function, and remove the encoder DPMS >> function >> - Keep HDMI PLL power on in standby mode >> >> Changes in v2: >> - Using DRM atomic helper functions for connector init (Mark) >> - Remove "hdmi->connector.encoder = encoder;" (Mark) >> >> drivers/gpu/drm/rockchip/Kconfig | 8 + >> drivers/gpu/drm/rockchip/Makefile | 1 + >> drivers/gpu/drm/rockchip/inno_hdmi.c | 999 >> +++++++++++++++++++++++++++++++++++ >> drivers/gpu/drm/rockchip/inno_hdmi.h | 364 +++++++++++++ >> 4 files changed, 1372 insertions(+) >> create mode 100644 drivers/gpu/drm/rockchip/inno_hdmi.c >> create mode 100644 drivers/gpu/drm/rockchip/inno_hdmi.h >> >> diff --git a/drivers/gpu/drm/rockchip/Kconfig >> b/drivers/gpu/drm/rockchip/Kconfig >> index 35215f6..a5014e0 100644 >> --- a/drivers/gpu/drm/rockchip/Kconfig >> +++ b/drivers/gpu/drm/rockchip/Kconfig >> @@ -25,3 +25,11 @@ config ROCKCHIP_DW_HDMI >> for the Synopsys DesignWare HDMI driver. If you want to >> enable HDMI on RK3288 based SoC, you should selet this >> option. >> + >> +config ROCKCHIP_INNO_HDMI >> + tristate "Rockchip specific extensions for Innosilicon HDMI" >> + depends on DRM_ROCKCHIP >> + help >> + This selects support for Rockchip SoC specific extensions >> + for the Innosilicon HDMI driver. If you want to enable >> + HDMI on RK3036 based SoC, you should selet this option. >> diff --git a/drivers/gpu/drm/rockchip/Makefile >> b/drivers/gpu/drm/rockchip/Makefile >> index a9d380f..da2bf76 100644 >> --- a/drivers/gpu/drm/rockchip/Makefile >> +++ b/drivers/gpu/drm/rockchip/Makefile >> @@ -6,6 +6,7 @@ rockchipdrm-y := rockchip_drm_drv.o rockchip_drm_fb.o >> rockchip_drm_fbdev.o \ >> rockchip_drm_gem.o >> obj-$(CONFIG_ROCKCHIP_DW_HDMI) += dw_hdmi-rockchip.o >> +obj-$(CONFIG_ROCKCHIP_INNO_HDMI) += inno_hdmi.o >> obj-$(CONFIG_DRM_ROCKCHIP) += rockchipdrm.o rockchip_drm_vop.o \ >> rockchip_vop_reg.o >> diff --git a/drivers/gpu/drm/rockchip/inno_hdmi.c >> b/drivers/gpu/drm/rockchip/inno_hdmi.c >> new file mode 100644 >> index 0000000..dc98179 >> --- /dev/null >> +++ b/drivers/gpu/drm/rockchip/inno_hdmi.c >> @@ -0,0 +1,999 @@ >> +/* >> + * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd >> + * Zheng Yang >> + * Yakir Yang >> + * >> + * This software is licensed under the terms of the GNU General Public >> + * License version 2, as published by the Free Software Foundation, and >> + * may be copied, distributed, and modified under those terms. >> + * >> + * This program is distributed in the hope that it will be useful, >> + * but WITHOUT ANY WARRANTY; without even the implied warranty of >> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the >> + * GNU General Public License for more details. >> + */ >> + >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> + >> +#include >> +#include >> +#include >> +#include >> +#include >> +#include >> + >> +#include "rockchip_drm_drv.h" >> +#include "rockchip_drm_vop.h" >> + >> +#include "inno_hdmi.h" >> + >> +#define to_inno_hdmi(x) container_of(x, struct inno_hdmi, x) >> + >> +struct hdmi_data_info { >> + int vic; >> + bool sink_is_hdmi; >> + bool sink_has_audio; >> + unsigned int enc_in_format; >> + unsigned int enc_out_format; >> + unsigned int colorimetry; >> +}; >> + >> +struct inno_hdmi_i2c { >> + struct i2c_adapter adap; >> + >> + u8 ddc_addr; >> + u8 segment_addr; >> + >> + struct mutex lock; >> + struct completion cmp; >> +}; >> + >> +struct inno_hdmi { >> + struct device *dev; >> + struct drm_device *drm_dev; >> + >> + int irq; >> + struct clk *pclk; >> + void __iomem *regs; >> + >> + struct drm_connector connector; >> + struct drm_encoder encoder; >> + >> + struct inno_hdmi_i2c *i2c; >> + struct i2c_adapter *ddc; >> + >> + unsigned int tmds_rate; >> + >> + struct hdmi_data_info hdmi_data; >> + struct drm_display_mode previous_mode; >> +}; >> + >> +enum { >> + CSC_ITU601_16_235_TO_RGB_0_255_8BIT, >> + CSC_ITU601_0_255_TO_RGB_0_255_8BIT, >> + CSC_ITU709_16_235_TO_RGB_0_255_8BIT, >> + CSC_RGB_0_255_TO_ITU601_16_235_8BIT, >> + CSC_RGB_0_255_TO_ITU709_16_235_8BIT, >> + CSC_RGB_0_255_TO_RGB_16_235_8BIT, >> +}; >> + >> +static const char coeff_csc[][24] = { >> + /* >> + * YUV2RGB:601 SD mode(Y[16:235], UV[16:240], RGB[0:255]): >> + * R = 1.164*Y + 1.596*V - 204 >> + * G = 1.164*Y - 0.391*U - 0.813*V + 154 >> + * B = 1.164*Y + 2.018*U - 258 >> + */ >> + { >> + 0x04, 0xa7, 0x00, 0x00, 0x06, 0x62, 0x02, 0xcc, >> + 0x04, 0xa7, 0x11, 0x90, 0x13, 0x40, 0x00, 0x9a, >> + 0x04, 0xa7, 0x08, 0x12, 0x00, 0x00, 0x03, 0x02 >> + }, >> + /* >> + * YUV2RGB:601 SD mode(YUV[0:255],RGB[0:255]): >> + * R = Y + 1.402*V - 248 >> + * G = Y - 0.344*U - 0.714*V + 135 >> + * B = Y + 1.772*U - 227 >> + */ >> + { >> + 0x04, 0x00, 0x00, 0x00, 0x05, 0x9b, 0x02, 0xf8, >> + 0x04, 0x00, 0x11, 0x60, 0x12, 0xdb, 0x00, 0x87, >> + 0x04, 0x00, 0x07, 0x16, 0x00, 0x00, 0x02, 0xe3 >> + }, >> + /* >> + * YUV2RGB:709 HD mode(Y[16:235],UV[16:240],RGB[0:255]): >> + * R = 1.164*Y + 1.793*V - 248 >> + * G = 1.164*Y - 0.213*U - 0.534*V + 77 >> + * B = 1.164*Y + 2.115*U - 289 >> + */ >> + { >> + 0x04, 0xa7, 0x00, 0x00, 0x07, 0x2c, 0x02, 0xf8, >> + 0x04, 0xa7, 0x10, 0xda, 0x12, 0x22, 0x00, 0x4d, >> + 0x04, 0xa7, 0x08, 0x74, 0x00, 0x00, 0x03, 0x21 >> + }, >> + >> + /* >> + * RGB2YUV:601 SD mode: >> + * Cb = -0.291G - 0.148R + 0.439B + 128 >> + * Y = 0.504G + 0.257R + 0.098B + 16 >> + * Cr = -0.368G + 0.439R - 0.071B + 128 >> + */ >> + { >> + 0x11, 0x5f, 0x01, 0x82, 0x10, 0x23, 0x00, 0x80, >> + 0x02, 0x1c, 0x00, 0xa1, 0x00, 0x36, 0x00, 0x1e, >> + 0x11, 0x29, 0x10, 0x59, 0x01, 0x82, 0x00, 0x80 >> + }, >> + /* >> + * RGB2YUV:709 HD mode: >> + * Cb = - 0.338G - 0.101R + 0.439B + 128 >> + * Y = 0.614G + 0.183R + 0.062B + 16 >> + * Cr = - 0.399G + 0.439R - 0.040B + 128 >> + */ >> + { >> + 0x11, 0x98, 0x01, 0xc1, 0x10, 0x28, 0x00, 0x80, >> + 0x02, 0x74, 0x00, 0xbb, 0x00, 0x3f, 0x00, 0x10, >> + 0x11, 0x5a, 0x10, 0x67, 0x01, 0xc1, 0x00, 0x80 >> + }, >> + /* >> + * RGB[0:255]2RGB[16:235]: >> + * R' = R x (235-16)/255 + 16; >> + * G' = G x (235-16)/255 + 16; >> + * B' = B x (235-16)/255 + 16; >> + */ >> + { >> + 0x00, 0x00, 0x03, 0x6F, 0x00, 0x00, 0x00, 0x10, >> + 0x03, 0x6F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, >> + 0x00, 0x00, 0x00, 0x00, 0x03, 0x6F, 0x00, 0x10 >> + }, >> +}; >> + >> +static inline u8 hdmi_readb(struct inno_hdmi *hdmi, u16 offset) >> +{ >> + return readl_relaxed(hdmi->regs + (offset) * 0x04); >> +} >> + >> +static inline void hdmi_writeb(struct inno_hdmi *hdmi, u16 offset, >> u32 val) >> +{ >> + writel_relaxed(val, hdmi->regs + (offset) * 0x04); >> +} >> + >> +static inline void hdmi_modb(struct inno_hdmi *hdmi, u16 offset, >> + u32 msk, u32 val) >> +{ >> + u8 temp = hdmi_readb(hdmi, offset) & ~msk; >> + >> + temp |= val & msk; >> + hdmi_writeb(hdmi, offset, temp); >> +} >> + >> +static void inno_hdmi_i2c_init(struct inno_hdmi *hdmi) >> +{ >> + int ddc_bus_freq; >> + >> + ddc_bus_freq = (hdmi->tmds_rate >> 2) / HDMI_SCL_RATE; >> + >> + hdmi_writeb(hdmi, DDC_BUS_FREQ_L, ddc_bus_freq & 0xFF); >> + hdmi_writeb(hdmi, DDC_BUS_FREQ_H, (ddc_bus_freq >> 8) & 0xFF); >> + >> + /* Clear the EDID interrupt flag and mute the interrupt */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_MASK1, 0); >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_STATUS1, m_INT_EDID_READY); >> +} >> + >> +static void inno_hdmi_sys_power(struct inno_hdmi *hdmi, bool enable) >> +{ >> + if (enable) >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_POWER, v_PWR_ON); >> + else >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_POWER, v_PWR_OFF); >> +} >> + >> +static void inno_hdmi_set_pwr_mode(struct inno_hdmi *hdmi, int mode) >> +{ >> + switch (mode) { >> + case NORMAL: >> + inno_hdmi_sys_power(hdmi, false); >> + >> + hdmi_writeb(hdmi, HDMI_PHY_PRE_EMPHASIS, 0x6f); >> + hdmi_writeb(hdmi, HDMI_PHY_DRIVER, 0xbb); >> + >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x15); >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x14); >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x10); >> + hdmi_writeb(hdmi, HDMI_PHY_CHG_PWR, 0x0f); >> + hdmi_writeb(hdmi, HDMI_PHY_SYNC, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_SYNC, 0x01); >> + >> + inno_hdmi_sys_power(hdmi, true); >> + break; >> + >> + case LOWER_PWR: >> + inno_hdmi_sys_power(hdmi, false); >> + hdmi_writeb(hdmi, HDMI_PHY_DRIVER, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_PRE_EMPHASIS, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_CHG_PWR, 0x00); >> + hdmi_writeb(hdmi, HDMI_PHY_SYS_CTL, 0x15); >> + >> + break; >> + >> + default: >> + dev_err(hdmi->dev, "Unknown power mode %d\n", mode); >> + } >> +} >> + >> +static void inno_hdmi_reset(struct inno_hdmi *hdmi) >> +{ >> + u32 val; >> + u32 msk; >> + >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_RST_DIGITAL, v_NOT_RST_DIGITAL); >> + udelay(100); >> + >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, m_RST_ANALOG, v_NOT_RST_ANALOG); >> + udelay(100); >> + >> + msk = m_REG_CLK_INV | m_REG_CLK_SOURCE | m_POWER | m_INT_POL; >> + val = v_REG_CLK_INV | v_REG_CLK_SOURCE_SYS | v_PWR_ON | >> v_INT_POL_HIGH; >> + hdmi_modb(hdmi, HDMI_SYS_CTRL, msk, val); >> + >> + inno_hdmi_set_pwr_mode(hdmi, NORMAL); >> +} >> + >> +static int inno_hdmi_config_video_avi(struct inno_hdmi *hdmi) >> +{ >> + char info[HDMI_SIZE_AVI_INFOFRAME] = {0}; >> + int avi_color_mode; >> + int i; >> + >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_BUF_INDEX, INFOFRAME_AVI); >> + >> + info[0] = 0x82; >> + info[1] = 0x02; >> + info[2] = 0x0D; >> + info[3] = info[0] + info[1] + info[2]; >> + >> + if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_RGB) >> + avi_color_mode = AVI_COLOR_MODE_RGB; >> + else if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV444) >> + avi_color_mode = AVI_COLOR_MODE_YCBCR444; >> + else if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV422) >> + avi_color_mode = AVI_COLOR_MODE_YCBCR422; >> + else >> + avi_color_mode = AVI_COLOR_MODE_RGB; >> + >> + info[4] = (avi_color_mode << 5); >> + info[5] = (AVI_COLORIMETRY_NO_DATA << 6) | >> + (AVI_CODED_FRAME_ASPECT_NO_DATA << 4) | >> + ACTIVE_ASPECT_RATE_SAME_AS_CODED_FRAME; >> + >> + info[6] = 0; >> + info[7] = hdmi->hdmi_data.vic; >> + >> + if (hdmi->hdmi_data.vic == 6 || hdmi->hdmi_data.vic == 7 || >> + hdmi->hdmi_data.vic == 21 || hdmi->hdmi_data.vic == 22) >> + info[8] = 1; >> + else >> + info[8] = 0; >> + >> + /* Calculate avi info frame checKsum */ >> + for (i = 4; i < HDMI_SIZE_AVI_INFOFRAME; i++) >> + info[3] += info[i]; >> + info[3] = 0x100 - info[3]; >> + >> + for (i = 0; i < HDMI_SIZE_AVI_INFOFRAME; i++) >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_ADDR + i, info[i]); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_config_video_vsi(struct inno_hdmi *hdmi) >> +{ >> + char info[HDMI_SIZE_VSI_INFOFRAME] = {0}; >> + int i; >> + >> + hdmi_modb(hdmi, HDMI_PACKET_SEND_AUTO, m_PACKET_VSI_EN, >> + v_PACKET_VSI_EN(0)); >> + >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_BUF_INDEX, INFOFRAME_VSI); >> + >> + /* Header Bytes */ >> + info[0] = 0x81; >> + info[1] = 0x01; >> + >> + /* PB1 - PB3 contain the 24bit IEEE Registration Identifier */ >> + info[4] = 0x03; >> + info[5] = 0x0c; >> + info[6] = 0x00; >> + >> + /* PB4 - HDMI_Video_Format into bits 7:5 */ >> + info[7] = 0; >> + >> + /* >> + * PB5 - Depending on the video format, this byte will contain >> + * either the HDMI_VIC code in buts 7:0, OR the 3D_Structure in >> + * bits 7:4. >> + */ >> + info[2] = 0x06 - 2; >> + info[8] = 0; >> + info[9] = 0; >> + >> + info[3] = info[0] + info[1] + info[2]; >> + >> + /* Calculate info frame checKsum */ >> + for (i = 4; i < HDMI_SIZE_VSI_INFOFRAME; i++) >> + info[3] += info[i]; >> + info[3] = 0x100 - info[3]; >> + >> + for (i = 0; i < HDMI_SIZE_VSI_INFOFRAME; i++) >> + hdmi_writeb(hdmi, HDMI_CONTROL_PACKET_ADDR + i, info[i]); >> + >> + hdmi_modb(hdmi, HDMI_PACKET_SEND_AUTO, m_PACKET_VSI_EN, >> + v_PACKET_VSI_EN(1)); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_config_video_csc(struct inno_hdmi *hdmi) >> +{ >> + struct hdmi_data_info *data = &hdmi->hdmi_data; >> + int c0_c2_change = 0; >> + int csc_enable = 0; >> + int csc_mode = 0; >> + int auto_csc = 0; >> + int value; >> + int i; >> + >> + /* Input video mode is SDR RGB24bit, data enable signal from >> external */ >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL1, v_DE_EXTERNAL | >> + v_VIDEO_INPUT_FORMAT(VIDEO_INPUT_SDR_RGB444)); >> + >> + /* Input color hardcode to RGB, and output color hardcode to >> RGB888 */ >> + value = v_VIDEO_INPUT_BITS(VIDEO_INPUT_8BITS) | >> + v_VIDEO_OUTPUT_COLOR(0) | >> + v_VIDEO_INPUT_CSP(0); >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL2, value); >> + >> + if (data->enc_out_format == data->enc_out_format) { >> + if ((data->enc_in_format == HDMI_COLORSPACE_RGB) || >> + (data->enc_in_format >= HDMI_COLORSPACE_YUV444)) { >> + value = v_SOF_DISABLE | v_COLOR_DEPTH_NOT_INDICATED(1); >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL3, value); >> + >> + hdmi_modb(hdmi, HDMI_VIDEO_CONTRL, >> + m_VIDEO_AUTO_CSC | m_VIDEO_C0_C2_SWAP, >> + v_VIDEO_AUTO_CSC(AUTO_CSC_DISABLE) | >> + v_VIDEO_C0_C2_SWAP(C0_C2_CHANGE_DISABLE)); >> + return 0; >> + } >> + } >> + >> + if (data->colorimetry == HDMI_COLORIMETRY_ITU_601) { >> + if ((data->enc_in_format == HDMI_COLORSPACE_RGB) && >> + (data->enc_out_format == HDMI_COLORSPACE_YUV444)) { >> + csc_mode = CSC_RGB_0_255_TO_ITU601_16_235_8BIT; >> + auto_csc = AUTO_CSC_DISABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_ENABLE; >> + } else if ((data->enc_in_format == HDMI_COLORSPACE_YUV444) && >> + (data->enc_out_format == HDMI_COLORSPACE_RGB)) { >> + csc_mode = CSC_ITU601_16_235_TO_RGB_0_255_8BIT; >> + auto_csc = AUTO_CSC_ENABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_DISABLE; >> + } >> + } else { >> + if ((data->enc_in_format == HDMI_COLORSPACE_RGB) && >> + (data->enc_out_format == HDMI_COLORSPACE_YUV444)) { >> + csc_mode = CSC_RGB_0_255_TO_ITU709_16_235_8BIT; >> + auto_csc = AUTO_CSC_DISABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_ENABLE; >> + } else if ((data->enc_in_format == HDMI_COLORSPACE_YUV444) && >> + (data->enc_out_format == HDMI_COLORSPACE_RGB)) { >> + csc_mode = CSC_ITU709_16_235_TO_RGB_0_255_8BIT; >> + auto_csc = AUTO_CSC_ENABLE; >> + c0_c2_change = C0_C2_CHANGE_DISABLE; >> + csc_enable = v_CSC_DISABLE; >> + } >> + } >> + >> + for (i = 0; i < 24; i++) >> + hdmi_writeb(hdmi, HDMI_VIDEO_CSC_COEF + i, >> + coeff_csc[csc_mode][i]); >> + >> + value = v_SOF_DISABLE | csc_enable | >> v_COLOR_DEPTH_NOT_INDICATED(1); >> + hdmi_writeb(hdmi, HDMI_VIDEO_CONTRL3, value); >> + hdmi_modb(hdmi, HDMI_VIDEO_CONTRL, m_VIDEO_AUTO_CSC | >> + m_VIDEO_C0_C2_SWAP, v_VIDEO_AUTO_CSC(auto_csc) | >> + v_VIDEO_C0_C2_SWAP(c0_c2_change)); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_config_video_timing(struct inno_hdmi *hdmi, >> + struct drm_display_mode *mode) >> +{ >> + int value; >> + >> + /* Set detail external video timing polarity and interlace mode */ >> + value = v_EXTERANL_VIDEO(1); >> + value |= mode->flags & DRM_MODE_FLAG_PHSYNC ? >> + v_HSYNC_POLARITY(1) : v_HSYNC_POLARITY(0); >> + value |= mode->flags & DRM_MODE_FLAG_PVSYNC ? >> + v_VSYNC_POLARITY(1) : v_VSYNC_POLARITY(0); >> + value |= mode->flags & DRM_MODE_FLAG_INTERLACE ? >> + v_INETLACE(1) : v_INETLACE(0); >> + hdmi_writeb(hdmi, HDMI_VIDEO_TIMING_CTL, value); >> + >> + /* Set detail external video timing */ >> + value = mode->htotal; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HTOTAL_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HTOTAL_H, (value >> 8) & 0xFF); >> + >> + value = mode->htotal - mode->hdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HBLANK_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HBLANK_H, (value >> 8) & 0xFF); >> + >> + value = mode->hsync_start - mode->hdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDELAY_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDELAY_H, (value >> 8) & 0xFF); >> + >> + value = mode->hsync_end - mode->hsync_start; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDURATION_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_HDURATION_H, (value >> 8) & 0xFF); >> + >> + value = mode->vtotal; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VTOTAL_L, value & 0xFF); >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VTOTAL_H, (value >> 8) & 0xFF); >> + >> + value = mode->vtotal - mode->vdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VBLANK, value & 0xFF); >> + >> + value = mode->vsync_start - mode->vdisplay; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VDELAY, value & 0xFF); >> + >> + value = mode->vsync_end - mode->vsync_start; >> + hdmi_writeb(hdmi, HDMI_VIDEO_EXT_VDURATION, value & 0xFF); >> + >> + hdmi_writeb(hdmi, HDMI_PHY_PRE_DIV_RATIO, 0x1e); >> + hdmi_writeb(hdmi, HDMI_PHY_FEEDBACK_DIV_RATIO_LOW, 0x2c); >> + hdmi_writeb(hdmi, HDMI_PHY_FEEDBACK_DIV_RATIO_HIGH, 0x01); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_setup(struct inno_hdmi *hdmi, >> + struct drm_display_mode *mode) >> +{ >> + int value; >> + >> + hdmi->hdmi_data.vic = drm_match_cea_mode(mode); >> + >> + hdmi->hdmi_data.enc_in_format = HDMI_COLORSPACE_RGB; >> + hdmi->hdmi_data.enc_out_format = HDMI_COLORSPACE_RGB; >> + >> + if ((hdmi->hdmi_data.vic == 6) || (hdmi->hdmi_data.vic == 7) || >> + (hdmi->hdmi_data.vic == 21) || (hdmi->hdmi_data.vic == 22) || >> + (hdmi->hdmi_data.vic == 2) || (hdmi->hdmi_data.vic == 3) || >> + (hdmi->hdmi_data.vic == 17) || (hdmi->hdmi_data.vic == 18)) >> + hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_601; >> + else >> + hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_709; >> + >> + /* Mute video and audio output */ >> + hdmi_modb(hdmi, HDMI_AV_MUTE, m_AUDIO_MUTE | m_VIDEO_BLACK, >> + v_AUDIO_MUTE(1) | v_VIDEO_MUTE(1)); >> + >> + /* Set HDMI Mode */ >> + hdmi_writeb(hdmi, HDMI_HDCP_CTRL, >> + v_HDMI_DVI(hdmi->hdmi_data.sink_is_hdmi)); >> + >> + inno_hdmi_config_video_timing(hdmi, mode); >> + >> + inno_hdmi_config_video_csc(hdmi); >> + >> + if (hdmi->hdmi_data.sink_is_hdmi) { >> + inno_hdmi_config_video_avi(hdmi); >> + inno_hdmi_config_video_vsi(hdmi); >> + } >> + >> + /* >> + * When IP controller have configured to an accurate video >> + * timing, then the TMDS clock source would be switched to >> + * DCLK_LCDC, so we need to init the TMDS rate to mode pixel >> + * clock rate, and reconfigure the DDC clock. >> + */ >> + hdmi->tmds_rate = mode->clock * 1000; >> + inno_hdmi_i2c_init(hdmi); >> + >> + /* Unmute video and audio output */ >> + hdmi_modb(hdmi, HDMI_AV_MUTE, m_AUDIO_MUTE | m_VIDEO_BLACK, >> + v_AUDIO_MUTE(0) | v_VIDEO_MUTE(0)); >> + >> + return 0; >> +} >> + >> +static void inno_hdmi_encoder_mode_set(struct drm_encoder *encoder, >> + struct drm_display_mode *mode, >> + struct drm_display_mode *adj_mode) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(encoder); >> + >> + inno_hdmi_setup(hdmi, adj_mode); >> + >> + /* Store the display mode for plugin/DKMS poweron events */ > > I think DKMS should be DPMS. Yep, done > >> + memcpy(&hdmi->previous_mode, adj_mode, >> sizeof(hdmi->previous_mode)); >> +} >> + >> +static void inno_hdmi_encoder_enable(struct drm_encoder *encoder) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(encoder); >> + >> + inno_hdmi_set_pwr_mode(hdmi, NORMAL); >> +} >> + >> +static void inno_hdmi_encoder_disable(struct drm_encoder *encoder) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(encoder); >> + >> + inno_hdmi_set_pwr_mode(hdmi, LOWER_PWR); >> +} >> + >> +static void inno_hdmi_encoder_commit(struct drm_encoder *encoder) >> +{ >> +} >> + >> +static void inno_hdmi_encoder_prepare(struct drm_encoder *encoder) >> +{ >> + rockchip_drm_crtc_mode_config(encoder->crtc, >> DRM_MODE_CONNECTOR_HDMIA, >> + ROCKCHIP_OUT_MODE_P888); > > Can you move mode_config into inno_hdmi_encoder_enable, and remove > .prepare and .commit? > Yes, done >> +} >> + >> +static bool inno_hdmi_encoder_mode_fixup(struct drm_encoder *encoder, >> + const struct drm_display_mode *mode, >> + struct drm_display_mode *adj_mode) >> +{ >> + return true; >> +} >> + >> +static struct drm_encoder_helper_funcs >> inno_hdmi_encoder_helper_funcs = { >> + .enable = inno_hdmi_encoder_enable, >> + .disable = inno_hdmi_encoder_disable, >> + .mode_fixup = inno_hdmi_encoder_mode_fixup, >> + .mode_set = inno_hdmi_encoder_mode_set, >> + .prepare = inno_hdmi_encoder_prepare, >> + .commit = inno_hdmi_encoder_commit, > > On drm atomic, I think if support .enable and .disable callbacks, then > .prepare and .commit is not needed. > Got it >> +}; >> + >> +static struct drm_encoder_funcs inno_hdmi_encoder_funcs = { >> + .destroy = drm_encoder_cleanup, >> +}; >> + >> +static enum drm_connector_status >> +inno_hdmi_connector_detect(struct drm_connector *connector, bool force) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(connector); >> + >> + return (hdmi_readb(hdmi, HDMI_STATUS) & m_HOTPLUG) ? >> + connector_status_connected : connector_status_disconnected; >> +} >> + >> +static int inno_hdmi_connector_get_modes(struct drm_connector >> *connector) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(connector); >> + struct edid *edid; >> + int ret = 0; >> + >> + if (!hdmi->ddc) >> + return 0; >> + >> + edid = drm_get_edid(connector, hdmi->ddc); >> + if (edid) { >> + hdmi->hdmi_data.sink_is_hdmi = drm_detect_hdmi_monitor(edid); >> + hdmi->hdmi_data.sink_has_audio = >> drm_detect_monitor_audio(edid); >> + drm_mode_connector_update_edid_property(connector, edid); >> + ret = drm_add_edid_modes(connector, edid); >> + kfree(edid); >> + } >> + >> + return ret; >> +} >> + >> +static enum drm_mode_status >> +inno_hdmi_connector_mode_valid(struct drm_connector *connector, >> + struct drm_display_mode *mode) >> +{ >> + return MODE_OK; >> +} >> + >> +static struct drm_encoder * >> +inno_hdmi_connector_best_encoder(struct drm_connector *connector) >> +{ >> + struct inno_hdmi *hdmi = to_inno_hdmi(connector); >> + >> + return &hdmi->encoder; >> +} >> + >> +static int >> +inno_hdmi_probe_single_connector_modes(struct drm_connector *connector, >> + uint32_t maxX, uint32_t maxY) >> +{ >> + return drm_helper_probe_single_connector_modes(connector, 1920, >> 1080); >> +} >> + >> +static void inno_hdmi_connector_destroy(struct drm_connector >> *connector) >> +{ >> + drm_connector_unregister(connector); >> + drm_connector_cleanup(connector); >> +} >> + >> +static struct drm_connector_funcs inno_hdmi_connector_funcs = { >> + .dpms = drm_atomic_helper_connector_dpms, >> + .fill_modes = inno_hdmi_probe_single_connector_modes, >> + .detect = inno_hdmi_connector_detect, >> + .destroy = inno_hdmi_connector_destroy, >> + .reset = drm_atomic_helper_connector_reset, >> + .atomic_duplicate_state = >> drm_atomic_helper_connector_duplicate_state, >> + .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, >> +}; >> + >> +static struct drm_connector_helper_funcs >> inno_hdmi_connector_helper_funcs = { >> + .get_modes = inno_hdmi_connector_get_modes, >> + .mode_valid = inno_hdmi_connector_mode_valid, >> + .best_encoder = inno_hdmi_connector_best_encoder, >> +}; >> + >> +static int inno_hdmi_register(struct drm_device *drm, struct >> inno_hdmi *hdmi) >> +{ >> + struct drm_encoder *encoder = &hdmi->encoder; >> + >> + encoder->possible_crtcs = drm_of_find_possible_crtcs(drm, >> hdmi->dev->of_node); > > Keep 80 characters :-) . > Done >> + /* >> + * If we failed to find the CRTC(s) which this encoder is >> + * supposed to be connected to, it's because the CRTC has >> + * not been registered yet. Defer probing, and hope that >> + * the required CRTC is added later. >> + */ >> + if (encoder->possible_crtcs == 0) >> + return -EPROBE_DEFER; >> + >> + drm_encoder_helper_add(encoder, &inno_hdmi_encoder_helper_funcs); >> + drm_encoder_init(drm, encoder, &inno_hdmi_encoder_funcs, >> + DRM_MODE_ENCODER_TMDS, NULL); >> + >> + hdmi->connector.polled = DRM_CONNECTOR_POLL_HPD; >> + >> + drm_connector_helper_add(&hdmi->connector, >> + &inno_hdmi_connector_helper_funcs); >> + drm_connector_init(drm, &hdmi->connector, >> &inno_hdmi_connector_funcs, >> + DRM_MODE_CONNECTOR_HDMIA); >> + >> + drm_mode_connector_attach_encoder(&hdmi->connector, encoder); >> + >> + return 0; >> +} >> + >> +static irqreturn_t inno_hdmi_i2c_irq(struct inno_hdmi *hdmi) >> +{ >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + u8 stat; >> + >> + stat = hdmi_readb(hdmi, HDMI_INTERRUPT_STATUS1); >> + if (!(stat & m_INT_EDID_READY)) >> + return IRQ_NONE; >> + >> + /* Clear HDMI EDID interrupt flag */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_STATUS1, m_INT_EDID_READY); >> + >> + complete(&i2c->cmp); >> + >> + return IRQ_HANDLED; >> +} >> + >> +static irqreturn_t inno_hdmi_hardirq(int irq, void *dev_id) >> +{ >> + struct inno_hdmi *hdmi = dev_id; >> + irqreturn_t ret = IRQ_NONE; >> + u8 interrupt; >> + >> + if (hdmi->i2c) >> + ret = inno_hdmi_i2c_irq(hdmi); >> + >> + interrupt = hdmi_readb(hdmi, HDMI_STATUS); >> + if (interrupt & m_INT_HOTPLUG) { >> + hdmi_modb(hdmi, HDMI_STATUS, m_INT_HOTPLUG, m_INT_HOTPLUG); >> + ret = IRQ_WAKE_THREAD; >> + } >> + >> + return ret; >> +} >> + >> +static irqreturn_t inno_hdmi_irq(int irq, void *dev_id) >> +{ >> + struct inno_hdmi *hdmi = dev_id; >> + >> + drm_helper_hpd_irq_event(hdmi->connector.dev); >> + >> + return IRQ_HANDLED; >> +} >> + >> +static int inno_hdmi_i2c_wait(struct inno_hdmi *hdmi) >> +{ >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + int stat; >> + >> + stat = wait_for_completion_timeout(&i2c->cmp, HZ / 10); >> + if (!stat) { >> + stat = wait_for_completion_timeout(&i2c->cmp, HZ / 10); >> + if (!stat) >> + return -EAGAIN; >> + } >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_i2c_read(struct inno_hdmi *hdmi, struct i2c_msg >> *msgs) >> +{ >> + int length = msgs->len; >> + u8 *buf = msgs->buf; >> + int ret; >> + >> + ret = inno_hdmi_i2c_wait(hdmi); >> + if (ret) >> + return ret; >> + >> + while (length--) >> + *buf++ = hdmi_readb(hdmi, HDMI_EDID_FIFO_ADDR); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_i2c_write(struct inno_hdmi *hdmi, struct >> i2c_msg *msgs) >> +{ >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + >> + /* >> + * The DDC module only support read EDID message, so >> + * we assume that each word write to this i2c adapter >> + * should be the offset of EDID word address. >> + */ >> + if ((msgs->len != 1) || >> + ((msgs->addr != DDC_ADDR) && (msgs->addr != DDC_SEGMENT_ADDR))) >> + return -EINVAL; >> + >> + reinit_completion(&i2c->cmp); >> + >> + if (msgs->addr == DDC_SEGMENT_ADDR) >> + hdmi->i2c->segment_addr = msgs->buf[0]; >> + if (msgs->addr == DDC_ADDR) >> + hdmi->i2c->ddc_addr = msgs->buf[0]; >> + >> + /* Set edid fifo first addr */ >> + hdmi_writeb(hdmi, HDMI_EDID_FIFO_OFFSET, 0x00); >> + >> + /* Set edid word address 0x00/0x80 */ >> + hdmi_writeb(hdmi, HDMI_EDID_WORD_ADDR, hdmi->i2c->ddc_addr); >> + >> + /* Set edid segment pointer */ >> + hdmi_writeb(hdmi, HDMI_EDID_SEGMENT_POINTER, >> hdmi->i2c->segment_addr); >> + >> + return 0; >> +} >> + >> +static int inno_hdmi_i2c_xfer(struct i2c_adapter *adap, >> + struct i2c_msg *msgs, int num) >> +{ >> + struct inno_hdmi *hdmi = i2c_get_adapdata(adap); >> + struct inno_hdmi_i2c *i2c = hdmi->i2c; >> + int i, ret = 0; >> + >> + mutex_lock(&i2c->lock); >> + >> + /* Clear the EDID interrupt flag and unmute the interrupt */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_MASK1, m_INT_EDID_READY); >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_STATUS1, m_INT_EDID_READY); >> + >> + for (i = 0; i < num; i++) { >> + dev_dbg(hdmi->dev, "xfer: num: %d/%d, len: %d, flags: %#x\n", >> + i + 1, num, msgs[i].len, msgs[i].flags); >> + >> + if (msgs[i].flags & I2C_M_RD) >> + ret = inno_hdmi_i2c_read(hdmi, &msgs[i]); >> + else >> + ret = inno_hdmi_i2c_write(hdmi, &msgs[i]); >> + >> + if (ret < 0) >> + break; >> + } >> + >> + if (!ret) >> + ret = num; >> + >> + /* Mute HDMI EDID interrupt */ >> + hdmi_writeb(hdmi, HDMI_INTERRUPT_MASK1, 0); >> + >> + mutex_unlock(&i2c->lock); >> + >> + return ret; >> +} >> + >> +static u32 inno_hdmi_i2c_func(struct i2c_adapter *adapter) >> +{ >> + return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL; >> +} >> + >> +static const struct i2c_algorithm inno_hdmi_algorithm = { >> + .master_xfer = inno_hdmi_i2c_xfer, >> + .functionality = inno_hdmi_i2c_func, >> +}; >> + >> +static struct i2c_adapter *inno_hdmi_i2c_adapter(struct inno_hdmi >> *hdmi) >> +{ >> + struct i2c_adapter *adap; >> + struct inno_hdmi_i2c *i2c; >> + int ret; >> + >> + i2c = devm_kzalloc(hdmi->dev, sizeof(*i2c), GFP_KERNEL); >> + if (!i2c) >> + return ERR_PTR(-ENOMEM); >> + >> + mutex_init(&i2c->lock); >> + init_completion(&i2c->cmp); >> + >> + adap = &i2c->adap; >> + adap->class = I2C_CLASS_DDC; >> + adap->owner = THIS_MODULE; >> + adap->dev.parent = hdmi->dev; >> + adap->dev.of_node = hdmi->dev->of_node; >> + adap->algo = &inno_hdmi_algorithm; >> + strlcpy(adap->name, "Inno HDMI", sizeof(adap->name)); >> + i2c_set_adapdata(adap, hdmi); >> + >> + ret = i2c_add_adapter(adap); >> + if (ret) { >> + dev_warn(hdmi->dev, "cannot add %s I2C adapter\n", adap->name); >> + devm_kfree(hdmi->dev, i2c); >> + return ERR_PTR(ret); >> + } >> + >> + hdmi->i2c = i2c; >> + >> + dev_info(hdmi->dev, "registered %s I2C bus driver\n", adap->name); >> + >> + return adap; >> +} >> + >> +static int inno_hdmi_bind(struct device *dev, struct device *master, >> + void *data) >> +{ >> + struct platform_device *pdev = to_platform_device(dev); >> + struct drm_device *drm = data; >> + struct inno_hdmi *hdmi; >> + struct resource *iores; >> + int irq; >> + int ret; >> + >> + hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL); >> + if (!hdmi) >> + return -ENOMEM; >> + >> + hdmi->dev = dev; >> + hdmi->drm_dev = drm; >> + >> + iores = platform_get_resource(pdev, IORESOURCE_MEM, 0); >> + if (!iores) >> + return -ENXIO; >> + >> + hdmi->regs = devm_ioremap_resource(dev, iores); >> + if (IS_ERR(hdmi->regs)) >> + return PTR_ERR(hdmi->regs); >> + >> + hdmi->pclk = devm_clk_get(hdmi->dev, "pclk"); >> + if (IS_ERR(hdmi->pclk)) { >> + dev_err(hdmi->dev, "Unable to get HDMI pclk clk\n"); >> + return PTR_ERR(hdmi->pclk); >> + } >> + >> + ret = clk_prepare_enable(hdmi->pclk); >> + if (ret) { >> + dev_err(hdmi->dev, "Cannot enable HDMI pclk clock: %d\n", ret); >> + return ret; >> + } >> + >> + irq = platform_get_irq(pdev, 0); >> + if (irq < 0) >> + return irq; >> + >> + inno_hdmi_reset(hdmi); >> + >> + hdmi->ddc = inno_hdmi_i2c_adapter(hdmi); >> + if (IS_ERR(hdmi->ddc)) { >> + hdmi->ddc = NULL; >> + return PTR_ERR(hdmi->ddc); >> + } >> + >> + /* >> + * When IP controller haven't configured to an accurate video >> + * timing, then the TMDS clock source would be switched to >> + * PCLK_HDMI, so we need to init the TMDS rate to PCLK rate, >> + * and reconfigure the DDC clock. >> + */ >> + hdmi->tmds_rate = clk_get_rate(hdmi->pclk); >> + inno_hdmi_i2c_init(hdmi); >> + >> + ret = inno_hdmi_register(drm, hdmi); >> + if (ret) >> + return ret; >> + >> + dev_set_drvdata(dev, hdmi); >> + >> + /* Unmute hotplug interrupt */ >> + hdmi_modb(hdmi, HDMI_STATUS, m_MASK_INT_HOTPLUG, >> v_MASK_INT_HOTPLUG(1)); >> + >> + ret = devm_request_threaded_irq(dev, irq, inno_hdmi_hardirq, >> + inno_hdmi_irq, IRQF_SHARED, >> + dev_name(dev), hdmi); >> + >> + return ret; >> +} >> + >> +static void inno_hdmi_unbind(struct device *dev, struct device *master, >> + void *data) >> +{ >> + struct inno_hdmi *hdmi = dev_get_drvdata(dev); >> + >> + hdmi->connector.funcs->destroy(&hdmi->connector); >> + hdmi->encoder.funcs->destroy(&hdmi->encoder); >> + >> + clk_disable_unprepare(hdmi->pclk); >> + i2c_put_adapter(hdmi->ddc); >> +} >> + >> +static const struct component_ops inno_hdmi_ops = { >> + .bind = inno_hdmi_bind, >> + .unbind = inno_hdmi_unbind, >> +}; >> + >> +static int inno_hdmi_probe(struct platform_device *pdev) >> +{ >> + return component_add(&pdev->dev, &inno_hdmi_ops); >> +} >> + >> +static int inno_hdmi_remove(struct platform_device *pdev) >> +{ >> + component_del(&pdev->dev, &inno_hdmi_ops); >> + >> + return 0; >> +} >> + >> +static const struct of_device_id inno_hdmi_dt_ids[] = { >> + { .compatible = "rockchip,rk3036-inno-hdmi", >> + }, >> + {}, >> +}; >> +MODULE_DEVICE_TABLE(of, inno_hdmi_dt_ids); >> + >> +static struct platform_driver inno_hdmi_driver = { >> + .probe = inno_hdmi_probe, >> + .remove = inno_hdmi_remove, >> + .driver = { >> + .name = "innohdmi-rockchip", >> + .of_match_table = inno_hdmi_dt_ids, >> + }, >> +}; >> + >> +module_platform_driver(inno_hdmi_driver); >> + >> +MODULE_AUTHOR("Zheng Yang "); >> +MODULE_AUTHOR("Yakir Yang "); >> +MODULE_DESCRIPTION("Rockchip Specific INNO-HDMI Driver"); >> +MODULE_LICENSE("GPL"); >> +MODULE_ALIAS("platform:innohdmi-rockchip"); >> diff --git a/drivers/gpu/drm/rockchip/inno_hdmi.h >> b/drivers/gpu/drm/rockchip/inno_hdmi.h >> new file mode 100644 >> index 0000000..4ff17ad >> --- /dev/null >> +++ b/drivers/gpu/drm/rockchip/inno_hdmi.h >> @@ -0,0 +1,364 @@ >> +/* >> + * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd >> + * Zheng Yang >> + * Yakir Yang >> + * >> + * This software is licensed under the terms of the GNU General Public >> + * License version 2, as published by the Free Software Foundation, and >> + * may be copied, distributed, and modified under those terms. >> + * >> + * This program is distributed in the hope that it will be useful, >> + * but WITHOUT ANY WARRANTY; without even the implied warranty of >> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the >> + * GNU General Public License for more details. >> + */ >> + >> +#ifndef __INNO_HDMI_H__ >> +#define __INNO_HDMI_H__ >> + >> +#define DDC_SEGMENT_ADDR 0x30 >> + >> +enum PWR_MODE { >> + NORMAL, >> + LOWER_PWR, >> +}; >> + >> +#define HDMI_SCL_RATE (100*1000) >> +#define DDC_BUS_FREQ_L 0x4b >> +#define DDC_BUS_FREQ_H 0x4c >> + >> +#define HDMI_SYS_CTRL 0x00 >> +#define m_RST_ANALOG (1 << 6) >> +#define v_RST_ANALOG (0 << 6) >> +#define v_NOT_RST_ANALOG (1 << 6) >> +#define m_RST_DIGITAL (1 << 5) >> +#define v_RST_DIGITAL (0 << 5) >> +#define v_NOT_RST_DIGITAL (1 << 5) >> +#define m_REG_CLK_INV (1 << 4) >> +#define v_REG_CLK_NOT_INV (0 << 4) >> +#define v_REG_CLK_INV (1 << 4) >> +#define m_VCLK_INV (1 << 3) >> +#define v_VCLK_NOT_INV (0 << 3) >> +#define v_VCLK_INV (1 << 3) >> +#define m_REG_CLK_SOURCE (1 << 2) >> +#define v_REG_CLK_SOURCE_TMDS (0 << 2) >> +#define v_REG_CLK_SOURCE_SYS (1 << 2) >> +#define m_POWER (1 << 1) >> +#define v_PWR_ON (0 << 1) >> +#define v_PWR_OFF (1 << 1) >> +#define m_INT_POL (1 << 0) >> +#define v_INT_POL_HIGH 1 >> +#define v_INT_POL_LOW 0 >> + >> +#define HDMI_VIDEO_CONTRL1 0x01 >> +#define m_VIDEO_INPUT_FORMAT (7 << 1) >> +#define m_DE_SOURCE (1 << 0) >> +#define v_VIDEO_INPUT_FORMAT(n) (n << 1) >> +#define v_DE_EXTERNAL 1 >> +#define v_DE_INTERNAL 0 >> +enum { >> + VIDEO_INPUT_SDR_RGB444 = 0, >> + VIDEO_INPUT_DDR_RGB444 = 5, >> + VIDEO_INPUT_DDR_YCBCR422 = 6 >> +}; >> + >> +#define HDMI_VIDEO_CONTRL2 0x02 >> +#define m_VIDEO_OUTPUT_COLOR (3 << 6) >> +#define m_VIDEO_INPUT_BITS (3 << 4) >> +#define m_VIDEO_INPUT_CSP (1 << 0) >> +#define v_VIDEO_OUTPUT_COLOR(n) (((n) & 0x3) << 6) >> +#define v_VIDEO_INPUT_BITS(n) (n << 4) >> +#define v_VIDEO_INPUT_CSP(n) (n << 0) >> +enum { >> + VIDEO_INPUT_12BITS = 0, >> + VIDEO_INPUT_10BITS = 1, >> + VIDEO_INPUT_REVERT = 2, >> + VIDEO_INPUT_8BITS = 3, >> +}; >> + >> +#define HDMI_VIDEO_CONTRL 0x03 >> +#define m_VIDEO_AUTO_CSC (1 << 7) >> +#define v_VIDEO_AUTO_CSC(n) (n << 7) >> +#define m_VIDEO_C0_C2_SWAP (1 << 0) >> +#define v_VIDEO_C0_C2_SWAP(n) (n << 0) >> +enum { >> + C0_C2_CHANGE_ENABLE = 0, >> + C0_C2_CHANGE_DISABLE = 1, >> + AUTO_CSC_DISABLE = 0, >> + AUTO_CSC_ENABLE = 1, >> +}; >> + >> +#define HDMI_VIDEO_CONTRL3 0x04 >> +#define m_COLOR_DEPTH_NOT_INDICATED (1 << 4) >> +#define m_SOF (1 << 3) >> +#define m_COLOR_RANGE (1 << 2) >> +#define m_CSC (1 << 0) >> +#define v_COLOR_DEPTH_NOT_INDICATED(n) ((n) << 4) >> +#define v_SOF_ENABLE (0 << 3) >> +#define v_SOF_DISABLE (1 << 3) >> +#define v_COLOR_RANGE_FULL (1 << 2) >> +#define v_COLOR_RANGE_LIMITED (0 << 2) >> +#define v_CSC_ENABLE 1 >> +#define v_CSC_DISABLE 0 >> + >> +#define HDMI_AV_MUTE 0x05 >> +#define m_AVMUTE_CLEAR (1 << 7) >> +#define m_AVMUTE_ENABLE (1 << 6) >> +#define m_AUDIO_MUTE (1 << 1) >> +#define m_VIDEO_BLACK (1 << 0) >> +#define v_AVMUTE_CLEAR(n) (n << 7) >> +#define v_AVMUTE_ENABLE(n) (n << 6) >> +#define v_AUDIO_MUTE(n) (n << 1) >> +#define v_VIDEO_MUTE(n) (n << 0) >> + >> +#define HDMI_VIDEO_TIMING_CTL 0x08 >> +#define v_HSYNC_POLARITY(n) (n << 3) >> +#define v_VSYNC_POLARITY(n) (n << 2) >> +#define v_INETLACE(n) (n << 1) >> +#define v_EXTERANL_VIDEO(n) (n << 0) >> + >> +#define HDMI_VIDEO_EXT_HTOTAL_L 0x09 >> +#define HDMI_VIDEO_EXT_HTOTAL_H 0x0a >> +#define HDMI_VIDEO_EXT_HBLANK_L 0x0b >> +#define HDMI_VIDEO_EXT_HBLANK_H 0x0c >> +#define HDMI_VIDEO_EXT_HDELAY_L 0x0d >> +#define HDMI_VIDEO_EXT_HDELAY_H 0x0e >> +#define HDMI_VIDEO_EXT_HDURATION_L 0x0f >> +#define HDMI_VIDEO_EXT_HDURATION_H 0x10 >> +#define HDMI_VIDEO_EXT_VTOTAL_L 0x11 >> +#define HDMI_VIDEO_EXT_VTOTAL_H 0x12 >> +#define HDMI_VIDEO_EXT_VBLANK 0x13 >> +#define HDMI_VIDEO_EXT_VDELAY 0x14 >> +#define HDMI_VIDEO_EXT_VDURATION 0x15 >> + >> +#define HDMI_VIDEO_CSC_COEF 0x18 >> + >> +#define HDMI_AUDIO_CTRL1 0x35 >> +enum { >> + CTS_SOURCE_INTERNAL = 0, >> + CTS_SOURCE_EXTERNAL = 1, >> +}; >> +#define v_CTS_SOURCE(n) (n << 7) >> + >> +enum { >> + DOWNSAMPLE_DISABLE = 0, >> + DOWNSAMPLE_1_2 = 1, >> + DOWNSAMPLE_1_4 = 2, >> +}; >> +#define v_DOWN_SAMPLE(n) (n << 5) >> + >> +enum { >> + AUDIO_SOURCE_IIS = 0, >> + AUDIO_SOURCE_SPDIF = 1, >> +}; >> +#define v_AUDIO_SOURCE(n) (n << 3) >> + >> +#define v_MCLK_ENABLE(n) (n << 2) >> +enum { >> + MCLK_128FS = 0, >> + MCLK_256FS = 1, >> + MCLK_384FS = 2, >> + MCLK_512FS = 3, >> +}; >> +#define v_MCLK_RATIO(n) (n) >> + >> +#define AUDIO_SAMPLE_RATE 0x37 >> +enum { >> + AUDIO_32K = 0x3, >> + AUDIO_441K = 0x0, >> + AUDIO_48K = 0x2, >> + AUDIO_882K = 0x8, >> + AUDIO_96K = 0xa, >> + AUDIO_1764K = 0xc, >> + AUDIO_192K = 0xe, >> +}; >> + >> +#define AUDIO_I2S_MODE 0x38 >> +enum { >> + I2S_CHANNEL_1_2 = 1, >> + I2S_CHANNEL_3_4 = 3, >> + I2S_CHANNEL_5_6 = 7, >> + I2S_CHANNEL_7_8 = 0xf >> +}; >> +#define v_I2S_CHANNEL(n) ((n) << 2) >> +enum { >> + I2S_STANDARD = 0, >> + I2S_LEFT_JUSTIFIED = 1, >> + I2S_RIGHT_JUSTIFIED = 2, >> +}; >> +#define v_I2S_MODE(n) (n) >> + >> +#define AUDIO_I2S_MAP 0x39 >> +#define AUDIO_I2S_SWAPS_SPDIF 0x3a >> +#define v_SPIDF_FREQ(n) (n) >> + >> +#define N_32K 0x1000 >> +#define N_441K 0x1880 >> +#define N_882K 0x3100 >> +#define N_1764K 0x6200 >> +#define N_48K 0x1800 >> +#define N_96K 0x3000 >> +#define N_192K 0x6000 >> + >> +#define HDMI_AUDIO_CHANNEL_STATUS 0x3e >> +#define m_AUDIO_STATUS_NLPCM (1 << 7) >> +#define m_AUDIO_STATUS_USE (1 << 6) >> +#define m_AUDIO_STATUS_COPYRIGHT (1 << 5) >> +#define m_AUDIO_STATUS_ADDITION (3 << 2) >> +#define m_AUDIO_STATUS_CLK_ACCURACY (2 << 0) >> +#define v_AUDIO_STATUS_NLPCM(n) ((n & 1) << 7) >> +#define AUDIO_N_H 0x3f >> +#define AUDIO_N_M 0x40 >> +#define AUDIO_N_L 0x41 >> + >> +#define HDMI_AUDIO_CTS_H 0x45 >> +#define HDMI_AUDIO_CTS_M 0x46 >> +#define HDMI_AUDIO_CTS_L 0x47 >> + >> +#define HDMI_DDC_CLK_L 0x4b >> +#define HDMI_DDC_CLK_H 0x4c >> + >> +#define HDMI_EDID_SEGMENT_POINTER 0x4d >> +#define HDMI_EDID_WORD_ADDR 0x4e >> +#define HDMI_EDID_FIFO_OFFSET 0x4f >> +#define HDMI_EDID_FIFO_ADDR 0x50 >> + >> +#define HDMI_PACKET_SEND_MANUAL 0x9c >> +#define HDMI_PACKET_SEND_AUTO 0x9d >> +#define m_PACKET_GCP_EN (1 << 7) >> +#define m_PACKET_MSI_EN (1 << 6) >> +#define m_PACKET_SDI_EN (1 << 5) >> +#define m_PACKET_VSI_EN (1 << 4) >> +#define v_PACKET_GCP_EN(n) ((n & 1) << 7) >> +#define v_PACKET_MSI_EN(n) ((n & 1) << 6) >> +#define v_PACKET_SDI_EN(n) ((n & 1) << 5) >> +#define v_PACKET_VSI_EN(n) ((n & 1) << 4) >> + >> +#define HDMI_CONTROL_PACKET_BUF_INDEX 0x9f >> +enum { >> + INFOFRAME_VSI = 0x05, >> + INFOFRAME_AVI = 0x06, >> + INFOFRAME_AAI = 0x08, >> +}; >> + >> +#define HDMI_CONTROL_PACKET_ADDR 0xa0 >> +#define HDMI_SIZE_VSI_INFOFRAME 0x0A >> +#define HDMI_SIZE_AVI_INFOFRAME 0x11 >> +#define HDMI_SIZE_AUDIO_INFOFRAME 0x0F >> +enum { >> + AVI_COLOR_MODE_RGB = 0, >> + AVI_COLOR_MODE_YCBCR422 = 1, >> + AVI_COLOR_MODE_YCBCR444 = 2, >> + AVI_COLORIMETRY_NO_DATA = 0, >> + >> + AVI_COLORIMETRY_SMPTE_170M = 1, >> + AVI_COLORIMETRY_ITU709 = 2, >> + AVI_COLORIMETRY_EXTENDED = 3, >> + >> + AVI_CODED_FRAME_ASPECT_NO_DATA = 0, >> + AVI_CODED_FRAME_ASPECT_4_3 = 1, >> + AVI_CODED_FRAME_ASPECT_16_9 = 2, >> + >> + ACTIVE_ASPECT_RATE_SAME_AS_CODED_FRAME = 0x08, >> + ACTIVE_ASPECT_RATE_4_3 = 0x09, >> + ACTIVE_ASPECT_RATE_16_9 = 0x0A, >> + ACTIVE_ASPECT_RATE_14_9 = 0x0B, >> +}; >> + >> +#define HDMI_HDCP_CTRL 0x52 >> +#define m_HDMI_DVI (1 << 1) >> +#define v_HDMI_DVI(n) (n << 1) >> + >> +#define HDMI_INTERRUPT_MASK1 0xc0 >> +#define HDMI_INTERRUPT_STATUS1 0xc1 >> +#define m_INT_ACTIVE_VSYNC (1 << 5) >> +#define m_INT_EDID_READY (1 << 2) >> + >> +#define HDMI_INTERRUPT_MASK2 0xc2 >> +#define HDMI_INTERRUPT_STATUS2 0xc3 >> +#define m_INT_HDCP_ERR (1 << 7) >> +#define m_INT_BKSV_FLAG (1 << 6) >> +#define m_INT_HDCP_OK (1 << 4) >> + >> +#define HDMI_STATUS 0xc8 >> +#define m_HOTPLUG (1 << 7) >> +#define m_MASK_INT_HOTPLUG (1 << 5) >> +#define m_INT_HOTPLUG (1 << 1) >> +#define v_MASK_INT_HOTPLUG(n) ((n & 0x1) << 5) >> + >> +#define HDMI_COLORBAR 0xc9 >> + >> +#define HDMI_PHY_SYNC 0xce >> +#define HDMI_PHY_SYS_CTL 0xe0 >> +#define m_TMDS_CLK_SOURCE (1 << 5) >> +#define v_TMDS_FROM_PLL (0 << 5) >> +#define v_TMDS_FROM_GEN (1 << 5) >> +#define m_PHASE_CLK (1 << 4) >> +#define v_DEFAULT_PHASE (0 << 4) >> +#define v_SYNC_PHASE (1 << 4) >> +#define m_TMDS_CURRENT_PWR (1 << 3) >> +#define v_TURN_ON_CURRENT (0 << 3) >> +#define v_CAT_OFF_CURRENT (1 << 3) >> +#define m_BANDGAP_PWR (1 << 2) >> +#define v_BANDGAP_PWR_UP (0 << 2) >> +#define v_BANDGAP_PWR_DOWN (1 << 2) >> +#define m_PLL_PWR (1 << 1) >> +#define v_PLL_PWR_UP (0 << 1) >> +#define v_PLL_PWR_DOWN (1 << 1) >> +#define m_TMDS_CHG_PWR (1 << 0) >> +#define v_TMDS_CHG_PWR_UP (0 << 0) >> +#define v_TMDS_CHG_PWR_DOWN (1 << 0) >> + >> +#define HDMI_PHY_CHG_PWR 0xe1 >> +#define v_CLK_CHG_PWR(n) ((n & 1) << 3) >> +#define v_DATA_CHG_PWR(n) ((n & 7) << 0) >> + >> +#define HDMI_PHY_DRIVER 0xe2 >> +#define v_CLK_MAIN_DRIVER(n) (n << 4) >> +#define v_DATA_MAIN_DRIVER(n) (n << 0) >> + >> +#define HDMI_PHY_PRE_EMPHASIS 0xe3 >> +#define v_PRE_EMPHASIS(n) ((n & 7) << 4) >> +#define v_CLK_PRE_DRIVER(n) ((n & 3) << 2) >> +#define v_DATA_PRE_DRIVER(n) ((n & 3) << 0) >> + >> +#define HDMI_PHY_FEEDBACK_DIV_RATIO_LOW 0xe7 >> +#define v_FEEDBACK_DIV_LOW(n) (n & 0xff) >> +#define HDMI_PHY_FEEDBACK_DIV_RATIO_HIGH 0xe8 >> +#define v_FEEDBACK_DIV_HIGH(n) (n & 1) >> + >> +#define HDMI_PHY_PRE_DIV_RATIO 0xed >> +#define v_PRE_DIV_RATIO(n) (n & 0x1f) >> + >> +#define HDMI_CEC_CTRL 0xd0 >> +#define m_ADJUST_FOR_HISENSE (1 << 6) >> +#define m_REJECT_RX_BROADCAST (1 << 5) >> +#define m_BUSFREETIME_ENABLE (1 << 2) >> +#define m_REJECT_RX (1 << 1) >> +#define m_START_TX (1 << 0) >> + >> +#define HDMI_CEC_DATA 0xd1 >> +#define HDMI_CEC_TX_OFFSET 0xd2 >> +#define HDMI_CEC_RX_OFFSET 0xd3 >> +#define HDMI_CEC_CLK_H 0xd4 >> +#define HDMI_CEC_CLK_L 0xd5 >> +#define HDMI_CEC_TX_LENGTH 0xd6 >> +#define HDMI_CEC_RX_LENGTH 0xd7 >> +#define HDMI_CEC_TX_INT_MASK 0xd8 >> +#define m_TX_DONE (1 << 3) >> +#define m_TX_NOACK (1 << 2) >> +#define m_TX_BROADCAST_REJ (1 << 1) >> +#define m_TX_BUSNOTFREE (1 << 0) >> + >> +#define HDMI_CEC_RX_INT_MASK 0xd9 >> +#define m_RX_LA_ERR (1 << 4) >> +#define m_RX_GLITCH (1 << 3) >> +#define m_RX_DONE (1 << 0) >> + >> +#define HDMI_CEC_TX_INT 0xda >> +#define HDMI_CEC_RX_INT 0xdb >> +#define HDMI_CEC_BUSFREETIME_L 0xdc >> +#define HDMI_CEC_BUSFREETIME_H 0xdd >> +#define HDMI_CEC_LOGICADDR 0xde >> + >> +#endif /* __INNO_HDMI_H__ */ > >