All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <56F319BC.5050405@codeaurora.org>

diff --git a/a/1.txt b/N1/1.txt
index 02a9f8e..672dabb 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,7 +1,7 @@
 On 03/23/2016 03:05 PM, Matthew McClintock wrote:
 > This adds some operating points for cpu frequeny scaling
 >
-> Signed-off-by: Matthew McClintock <mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
+> Signed-off-by: Matthew McClintock <mmcclint@codeaurora.org>
 > ---
 
 Can you use the v2 OPP bindings instead? I imagine uV could be left out
@@ -10,8 +10,3 @@ then because there isn't any regulator control?
 -- 
 Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
 a Linux Foundation Collaborative Project
-
---
-To unsubscribe from this list: send the line "unsubscribe devicetree" in
-the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N1/content_digest
index e9e9723..ff2e434 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,30 +1,15 @@
  "ref\01458770712-10880-1-git-send-email-mmcclint@codeaurora.org\0"
  "ref\01458770712-10880-16-git-send-email-mmcclint@codeaurora.org\0"
- "ref\01458770712-10880-16-git-send-email-mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org\0"
- "From\0Stephen Boyd <sboyd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\0"
- "Subject\0Re: [PATCH 15/17] qcom: ipq4019: add cpu operating points for cpufreq support\0"
+ "From\0sboyd@codeaurora.org (Stephen Boyd)\0"
+ "Subject\0[PATCH 15/17] qcom: ipq4019: add cpu operating points for cpufreq support\0"
  "Date\0Wed, 23 Mar 2016 15:33:32 -0700\0"
- "To\0Matthew McClintock <mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>"
-  andy.gross-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org
- " linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
- "Cc\0qca-upstream.external-A+ZNKFmMK5xy9aJCnZT0Uw@public.gmane.org"
-  David Brown <david.brown-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
-  Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
-  Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>
-  Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>
-  Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org>
-  Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  open list:ARM/QUALCOMM SUPPORT <linux-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
-  open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
-  moderated list:ARM PORT <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>
- " open list <linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 03/23/2016 03:05 PM, Matthew McClintock wrote:\n"
  "> This adds some operating points for cpu frequeny scaling\n"
  ">\n"
- "> Signed-off-by: Matthew McClintock <mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\n"
+ "> Signed-off-by: Matthew McClintock <mmcclint@codeaurora.org>\n"
  "> ---\n"
  "\n"
  "Can you use the v2 OPP bindings instead? I imagine uV could be left out\n"
@@ -32,11 +17,6 @@
  "\n"
  "-- \n"
  "Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,\n"
- "a Linux Foundation Collaborative Project\n"
- "\n"
- "--\n"
- "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
- "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
- More majordomo info at  http://vger.kernel.org/majordomo-info.html
+ a Linux Foundation Collaborative Project
 
-0ef871d4e917a65aea4015d8041259bef4de80a37dad4b28ba898f75583a8285
+a66b41eca18e7053ce008b5226d1423fbba2072a0545a3c47291089e22f28333

diff --git a/a/1.txt b/N2/1.txt
index 02a9f8e..672dabb 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -1,7 +1,7 @@
 On 03/23/2016 03:05 PM, Matthew McClintock wrote:
 > This adds some operating points for cpu frequeny scaling
 >
-> Signed-off-by: Matthew McClintock <mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
+> Signed-off-by: Matthew McClintock <mmcclint@codeaurora.org>
 > ---
 
 Can you use the v2 OPP bindings instead? I imagine uV could be left out
@@ -10,8 +10,3 @@ then because there isn't any regulator control?
 -- 
 Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
 a Linux Foundation Collaborative Project
-
---
-To unsubscribe from this list: send the line "unsubscribe devicetree" in
-the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N2/content_digest
index e9e9723..2effbf0 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,30 +1,29 @@
  "ref\01458770712-10880-1-git-send-email-mmcclint@codeaurora.org\0"
  "ref\01458770712-10880-16-git-send-email-mmcclint@codeaurora.org\0"
- "ref\01458770712-10880-16-git-send-email-mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org\0"
- "From\0Stephen Boyd <sboyd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\0"
+ "From\0Stephen Boyd <sboyd@codeaurora.org>\0"
  "Subject\0Re: [PATCH 15/17] qcom: ipq4019: add cpu operating points for cpufreq support\0"
  "Date\0Wed, 23 Mar 2016 15:33:32 -0700\0"
- "To\0Matthew McClintock <mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>"
-  andy.gross-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org
- " linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
- "Cc\0qca-upstream.external-A+ZNKFmMK5xy9aJCnZT0Uw@public.gmane.org"
-  David Brown <david.brown-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
-  Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
-  Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>
-  Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>
-  Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org>
-  Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  open list:ARM/QUALCOMM SUPPORT <linux-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
-  open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
-  moderated list:ARM PORT <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>
- " open list <linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>\0"
+ "To\0Matthew McClintock <mmcclint@codeaurora.org>"
+  andy.gross@linaro.org
+ " linux-arm-msm@vger.kernel.org\0"
+ "Cc\0qca-upstream.external@qca.qualcomm.com"
+  David Brown <david.brown@linaro.org>
+  Rob Herring <robh+dt@kernel.org>
+  Pawel Moll <pawel.moll@arm.com>
+  Mark Rutland <mark.rutland@arm.com>
+  Ian Campbell <ijc+devicetree@hellion.org.uk>
+  Kumar Gala <galak@codeaurora.org>
+  Russell King <linux@arm.linux.org.uk>
+  open list:ARM/QUALCOMM SUPPORT <linux-soc@vger.kernel.org>
+  open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS <devicetree@vger.kernel.org>
+  moderated list:ARM PORT <linux-arm-kernel@lists.infradead.org>
+ " open list <linux-kernel@vger.kernel.org>\0"
  "\00:1\0"
  "b\0"
  "On 03/23/2016 03:05 PM, Matthew McClintock wrote:\n"
  "> This adds some operating points for cpu frequeny scaling\n"
  ">\n"
- "> Signed-off-by: Matthew McClintock <mmcclint-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\n"
+ "> Signed-off-by: Matthew McClintock <mmcclint@codeaurora.org>\n"
  "> ---\n"
  "\n"
  "Can you use the v2 OPP bindings instead? I imagine uV could be left out\n"
@@ -32,11 +31,6 @@
  "\n"
  "-- \n"
  "Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,\n"
- "a Linux Foundation Collaborative Project\n"
- "\n"
- "--\n"
- "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
- "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
- More majordomo info at  http://vger.kernel.org/majordomo-info.html
+ a Linux Foundation Collaborative Project
 
-0ef871d4e917a65aea4015d8041259bef4de80a37dad4b28ba898f75583a8285
+1f57e735227f6e6463c9758abc5c7abff5f499e4ff1746265c0712cd912f2c0d

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.