From: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>, intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 2/3] drm/i915: Consolidate L3 remapping LRI
Date: Tue, 19 Apr 2016 11:21:38 +0100 [thread overview]
Message-ID: <571606B2.2080801@linux.intel.com> (raw)
In-Reply-To: <1461060455-14098-2-git-send-email-chris@chris-wilson.co.uk>
On 19/04/16 11:07, Chris Wilson wrote:
> We can use a single MI_LOAD_REGISTER_IMM command packet to write all the
> L3 remapping registers, shrinking the number of bytes required to emit
> the context switch.
>
> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
> ---
> drivers/gpu/drm/i915/i915_gem_context.c | 16 +++++++---------
> 1 file changed, 7 insertions(+), 9 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_gem_context.c b/drivers/gpu/drm/i915/i915_gem_context.c
> index 68232d384902..b47ed8b6f4be 100644
> --- a/drivers/gpu/drm/i915/i915_gem_context.c
> +++ b/drivers/gpu/drm/i915/i915_gem_context.c
> @@ -645,16 +645,14 @@ mi_set_context(struct drm_i915_gem_request *req, u32 hw_flags)
>
> int i915_gem_l3_remap(struct drm_i915_gem_request *req, int slice)
> {
> + u32 *remap_info = req->i915->l3_parity.remap_info[slice];
> struct intel_engine_cs *engine = req->engine;
> - struct drm_device *dev = engine->dev;
> - struct drm_i915_private *dev_priv = dev->dev_private;
> - u32 *remap_info = dev_priv->l3_parity.remap_info[slice];
> int i, ret;
>
> - if (!HAS_L3_DPF(dev) || !remap_info)
> + if (!remap_info)
> return 0;
>
> - ret = intel_ring_begin(req, GEN7_L3LOG_SIZE / 4 * 3);
> + ret = intel_ring_begin(req, GEN7_L3LOG_SIZE/4 * 2 + 2);
> if (ret)
> return ret;
>
> @@ -663,15 +661,15 @@ int i915_gem_l3_remap(struct drm_i915_gem_request *req, int slice)
> * here because no other code should access these registers other than
> * at initialization time.
> */
> - for (i = 0; i < GEN7_L3LOG_SIZE / 4; i++) {
> - intel_ring_emit(engine, MI_LOAD_REGISTER_IMM(1));
> + intel_ring_emit(engine, MI_LOAD_REGISTER_IMM(GEN7_L3LOG_SIZE/4));
> + for (i = 0; i < GEN7_L3LOG_SIZE/4; i++) {
> intel_ring_emit_reg(engine, GEN7_L3LOG(slice, i));
> intel_ring_emit(engine, remap_info[i]);
> }
> -
> + intel_ring_emit(engine, MI_NOOP);
> intel_ring_advance(engine);
>
> - return ret;
> + return 0;
> }
>
> static inline bool skip_rcs_switch(struct intel_engine_cs *engine,
>
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Regards,
Tvrtko
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2016-04-19 10:21 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-15 11:54 [PATCH 0/3] GuC premature LRC unpin Tvrtko Ursulin
2016-04-15 11:54 ` [PATCH 1/3] drm/i915: Refactor execlists default context pinning Tvrtko Ursulin
2016-04-15 12:16 ` Chris Wilson
2016-04-15 13:21 ` Tvrtko Ursulin
2016-04-15 11:54 ` [PATCH 2/3] drm/i915/guc: Keep the previous context pinned until the next one has been completed Tvrtko Ursulin
2016-04-15 12:12 ` Chris Wilson
2016-04-15 13:16 ` Tvrtko Ursulin
2016-04-15 11:54 ` [PATCH 3/3] DO NOT MERGE: drm/i915: Enable GuC submission Tvrtko Ursulin
2016-04-15 15:24 ` ✗ Fi.CI.BAT: warning for GuC premature LRC unpin Patchwork
2016-04-19 6:49 ` Premature " Chris Wilson
2016-04-19 6:49 ` [PATCH 1/9] drm/i915: Assign every HW context a unique ID Chris Wilson
2016-04-19 8:57 ` Tvrtko Ursulin
2016-04-19 9:04 ` Chris Wilson
2016-04-19 9:20 ` Tvrtko Ursulin
2016-04-19 6:49 ` [PATCH 2/9] drm/i915: Replace the pinned context address with its " Chris Wilson
2016-04-19 9:03 ` Tvrtko Ursulin
2016-04-19 6:49 ` [PATCH 3/9] drm/i915: Refactor execlists default context pinning Chris Wilson
2016-04-19 9:16 ` Tvrtko Ursulin
2016-04-19 9:55 ` [PATCH] " Chris Wilson
2016-04-19 6:49 ` [PATCH 4/9] drm/i915: Remove early l3-remap Chris Wilson
2016-04-19 9:41 ` Tvrtko Ursulin
2016-04-19 10:07 ` [PATCH 1/3] drm/i915: L3 cache remapping is part of context switching Chris Wilson
2016-04-19 10:07 ` [PATCH 2/3] drm/i915: Consolidate L3 remapping LRI Chris Wilson
2016-04-19 10:21 ` Tvrtko Ursulin [this message]
2016-04-19 10:07 ` [PATCH 3/3] drm/i915: Remove early l3-remap Chris Wilson
2016-04-19 10:23 ` Tvrtko Ursulin
2016-04-19 10:20 ` [PATCH 1/3] drm/i915: L3 cache remapping is part of context switching Tvrtko Ursulin
2016-04-19 6:49 ` [PATCH 5/9] drm/i915: Rearrange switch_context to load the aliasing ppgtt on first use Chris Wilson
2016-04-19 9:52 ` Tvrtko Ursulin
2016-04-19 6:49 ` [PATCH 6/9] drm/i915: Move context initialisation to first-use Chris Wilson
2016-04-19 9:57 ` Tvrtko Ursulin
2016-04-19 10:15 ` Tvrtko Ursulin
2016-04-19 10:55 ` Chris Wilson
2016-04-19 6:49 ` [PATCH 7/9] drm/i915: Move the magical deferred context allocation into the request Chris Wilson
2016-04-19 10:28 ` Tvrtko Ursulin
2016-04-19 6:49 ` [PATCH 8/9] drm/i915: Track the previous pinned context inside " Chris Wilson
2016-04-19 12:02 ` Tvrtko Ursulin
2016-04-19 12:14 ` Chris Wilson
2016-04-19 6:49 ` [PATCH 9/9] drm/i915: Move releasing of the GEM request from free to retire/cancel Chris Wilson
2016-04-19 12:16 ` Tvrtko Ursulin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=571606B2.2080801@linux.intel.com \
--to=tvrtko.ursulin@linux.intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.